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Chapter 1.  Introduction to Distributed Amplification 
Advancements in modern electronic systems are presenting an ever increasing 
demand for higher frequency operation and higher bandwidths. In addition, economi­
cal demands have necessitated that systems must be moved into higher states of inte­
gration to decrease costs and increase affordability.  An amplifier solution which 
presents itself to these future systems is the distributed amplifier.  The distributed 
amplifier has long been recognized as an amplifier design for systems which have a 
very wide operational bandwidth. As such it has found its way into numerous applica­
tions, including television, pulsed radars, radio astronomy, satellite communication 
systems, nuclear research, oscillography and network test equipment [1]. 
Fabrication difficulties unfortunately have restricted amplifiers of this type from 
being implemented on low cost substrates such as digital CMOS. The problems associ­
ated with implementing the amplifier on CMOS are largely due to substrate coupling 
effects. The highly doped substrates of modern digital CMOS processes can create 
substantial losses in some structures, such as planar monolithic inductors. Since induc­
tors play a prominent role in distributed amplifier design, this can severely complicate 
the design. The effect is amplified since distributed amplifiers are inherently wide 
bandwidth and the inductor's loss characteristics can change substantially over fre­
quency, especially as the frequencies move higher into the microwave region. Only 
very recently has a distributed amplifier been successfully integrated on CMOS [2]. 
This accomplishment was achieved through the use of package inductance in place of 
monolithic structures. Unfortunately however, the technique of using package induc­2 
tance as a fundamental part of the design does not form the basis for a wide variety of 
designs, and as such the amplifier continues to be difficult to integrate on CMOS. 
Although losses such as these are both substantial and unavoidable, they do not 
necessarily dictate the performance limits of the design. The performance degradation 
can be attributed to two effects. The first is the component level loss whereby power is 
dissipated in non-ideal components, such as the substrate coupling losses of inductors. 
These are unavoidable losses which can only be changed by process modifications or 
clever layout practices. The second performance degradation can be attributed to unop­
timized designs. This effect is caused by modifications to the design due to parasitics 
associated with the non-ideal components. An example would be the large capacitive 
parasitics associated with planar inductors. These capacitive parasitics could poten­
tially disrupt a tuned amplifier design in which reactive components have carefully 
selected values. The extra capacitance could add to or modify the design in such a way 
that it would cause a performance degradation. In this case the performance loss would 
be due to a poorly tuned or unoptimized design. These types of losses, unlike the pre­
vious type, are completely avoidable. The difference is that the circuit can be opti­
mized in such a way that the parasitics become part of the design. In this way they 
would no longer be parasitic in nature, but instead would be an integral part of the 
design. 
This type of design optimization with respect to a fully integrated distributed 
amplifier on a digital CMOS substrate is the subject of this thesis. A method will be 
shown for the amplifier design and optimization, including parasitic effects.  The 
method used for the optimization is the technique of simulated annealing, widely 
known for its ability to optimize multidimensional, combinatorial problems. The dra­
matic performance improvements possible with this technique will be illustrated, indi­
cating that the incorporation of parasitics into the design can substantially improve 3 
performance. In addition, it will be shown that wide bandwidth circuits operating in 
the microwave region are possible on current, low cost, CMOS technologies. 
1.1  Principle of Distributed Amplification 
The concept of distributed amplification has been around for over a half cen­
tury.  The term distributed amplifier was first introduced in a paper by Ginzton, 
Hewlett, Jasberg, and Noe in 1948 [3]; however, the underlying concepts can be traced 
back to a patent granted to Percival in 1937 [4]. The principle is based on the distribu­
tion of gain producing active devices in such a way that the shunt capacitances at the 
outputs of the devices are separated, yet the currents are still allowed to combine in a 
constructive manner. Consider the case of a single field-effect transistor. The gain-
bandwidth product for such a device is governed by the ratio of gm/C, where gm repre­
sents the device's small-signal transconductance and C represents the shunt capaci­
tance. In order to maximize bandwidth, the device must be operated in a region where 
the gain is near unity. In such a region of operation cascading amplifiers becomes inef­
ficient, as a large number of stages are required to realize any significant gain. Com­
bining the outputs of devices in parallel does not achieve anything either, as any 
increase in gm is countered by a corresponding increase in output capacitance and out­
put conductance. In this region, it becomes more efficient to combine the device out­
puts in an additive manner. In this way, the overall gain becomes proportional to the 
number of devices used. To achieve even wider bandwidths, it even becomes possible 
to operate devices in a region of sub-unity gain, so long as there are sufficient number 
to give an overall gain greater than unity. An example schematic showing how such a 
circuit might be constructed is shown in Figure 1.1. 4 
Load 
Figure 1.1 Basic Distributed Amplifier 
The active devices are connected in parallel with the gates and drains of the cur­
rent and succeeding transistors separated by inductors. In this way, the gate and drain 
capacitances combined with their separating inductances, form what is essentially a 
lumped-element artificial transmission line. As will be shown later, the low-frequency 
characteristic impedance of such a line is given by the ratio  .  The line connect­
ing the gates is commonly referred to as the gate line, and likewise, the line connecting 
the drains is referred to as the drain line. The circuit as a whole forms a four-port 
device, with the source signal being applied to one side of the gate line, and the output 
being taken from the opposite side of the drain line. The remaining two ports are termi­
nated in their equivalent line impedance. 
If the lumped element artificial transmission line structures were broken into 
regular sections, one would end up with what is commonly known as constant-K sec­
tions. Depending on where the line structure is divided, one ends up with either a T-
section or pi-section as shown in Figure 1.2. 5 
a)  L/2  L/2 
Figure 1.2 Constant-K Sections; T-Section (a), Pi-Section (b) 
Viewing the circuit as a two-port network, as shown in Figure 1.3, image imped­
ances can be defined as [5], 
= input impedance at port 1 when port 2 is terminated with 42 
Zi2 = input impedance at port 2 when port 1 is terminated with Z11
 
Under such conditions, both ports will be matched when terminated in their respective
 
image impedances. Thus a signal incident on a port terminated with its image imped­
ance will generate no reflection. The image impedances of the constant-K section will
 
be different depending on whether the section is a T-section or a pi-section. Since the
 
T-section boundaries occur at the bisection of the series element, the image impedance
 
2-Port 
Network 
Zin 1  Zin 2 
Figure 1.3 Two-Port Network Terminated in its Image Impedances 6 
of the T-section is sometimes referred to as the mid-series image impedance. Likewise, 
since the pi-section boundaries occur at the bisection of the shunt element, its image 
impedances are referred to as the mid-shunt image impedance. The image impedances 
for both sections can be derived as, 
1
w2 \_1
ZiT  1  W2)  Zin =  (1.1a,b)
2 2 C 
we  6)c) 
where coo is defined as 2/jr,C .  The constant wk is referred to as the cutoff frequency, 
however it is not equivalent to, and should not be confused with, the half power or -3dB 
frequency. For constant-K sections consisting of only the L and C components, the 
input impedance will be purely real, and the propagation constant will be purely imagi­
nary, at frequencies below coo. Thus below coo the section exhibits only a phase shift, 
with zero attenuation.  At frequencies above coo, the input impedance will become 
imaginary, and the propagation constant will have a real component, thereby resulting 
in attenuation.  At low frequencies, the nominal characteristic impedance for either 
type of section is equal to  sometimes denoted as 49 or K, hence the name con­
stant-K section. 
The amplifier operation can be visualized as follows. For the circuit as shown 
in Figure 1.1 the source inserts a signal into the left side of the gate line. The signal 
then propagates down the gate line. For each transistor encountered, a signal is gener­
ated in the drain line which propagates in both directions. The gate line signal contin­
ues propagating down the line until it reaches the termination, where it is absorbed. If 
the propagation factors of the gate line and drain line are properly matched, the delay of 
the input signal as it propagates to the right will be equivalent to the delay of the output 
signal propagating to the right. As such, the output signals propagating to the right will 
constructively add in phase. The output, given as the termination on the right side of 7 
the drain line, will therefore receive the sum of these output currents. Unlike these cur­
rents, the output signals propagating to the left do not constructively add in phase. 
They propagate to the left where, assuming ideal matched conditions, they will be com­
pletely absorbed in the termination.  Since these currents are not synchronized, they 
combine into a highly frequency dependent signal. Therefore, the left side drain termi­
nation is not commonly used as an output. The gain from the input port to the left side 
drain port is sometimes referred to as the reverse available gain. The normalized for­
ward and reverse gain are shown in Figure 1.4 for a 7-section amplifier using matched 
constant-K line sections and assuming image matched terminations. 
1.2 
..,, 0.8 
cz 
C.D  Forward Gain 
.ci 
1,1 0.6 
74  Reverse Gain 
P. 0 0.4 4
0.2 
0 
0  Frequency 
Figure 1.4 Normalized Forward and Reverse Gain Versus Frequency for 7-Section 
Amplifier 
Assuming ideal components and unilateral active devices represented by an 
input capacitance, output capacitance, and transconductance, the circuit depicted in 
Figure 1.1 can be represented as shown in Figure 1.5. Further, assuming that the 8 
LD/2
 
Z TD  g 
Vin  Z TG 
Figure 1.5 Unilateral Model of Basic Distributed Amplifier 
terminations are image impedance matched to the line impedance, and the gate and 
drain lines are phase synchronized, the voltage gain for the amplifier will be given by 
[1], 
N gm  LD Vout  -NO = Av =  (02/(0c2jcp e  (1.2) 
Vin  ,J1 
where N represents the number of sections in the amplifier, and 0 is the propagation 
constant of the lines. Note that the gain is proportional to N, which theoretically makes 
any gain attainable by simply increasing the number of sections. In addition, there is a 
frequency dependence in the gain equation. This is a result of the fact that the constant-
K sections used to construct the gate and drain lines have a mid-shunt image impedance 
which rises sharply as the cutoff frequency is approached. This effect causes a large 
undesirable peak in the gain response near the cutoff frequency. Similar to the voltage 
gain, an expression for power gain can be derived as [1], 
,2  2
N  gm  LGLD Pout  -2NO 
=  G  e  (1.3) (02/c0c) AICGuD Pin 9 
In theory an ideal distributed amplifier has no limit on the number of devices 
that could be connected together.  Since the gain is proportional to the number of 
devices, this in essence gives it a potentially infinite gain-bandwidth product. In reality 
however, practical limitations put a limit on the maximum number of devices which 
can be used. The limitation is due to attenuation which is present in the gate and drain 
lines of the amplifier.  It can be conceptually understood by realizing that in the pres­
ence of attenuation, the gate signal will decay as it propagates down the gate line. 
Likewise, the output drain signal is also attenuated as it propagates down the drain line. 
There will be a point at which the gain added by an additional device will not overcome 
the losses induced by the extra sections in the gate and drain lines. The reason for this 
is that the devices added beyond this point are not driven sufficiently enough to over­
come the losses in the drain line. There is therefore an optimum number of devices 
which will maximize the gain, given by [6], 
ln(Ad/Ag) - (1.4) opt 
where Ag and Ad are the attenuation per section of the gate and drain lines, respectively. 
It is this limit which has impeded high gain, high bandwidth distributed amplifiers from 
being implemented on technologies such as CMOS, which exhibit substantial intercon­
nection and component losses. 
1.2  Distributed Amplifier Design Optimizations 
Over time there have been many suggested improvements to the basic distrib­
uted amplifier design to improve its characteristics in some way.  Most deal with 
improvements to the gain and phase frequency responses, however some also deal with 10 
improvements to the power handling capability, noise issues, and improved impedance 
matching. A number of these design optimizations will be detailed in the following 
sections. Not all optimizations discussed will be applicable to the problem at hand, as 
some require highly accurate models and device parameters. For the current design, 
these issues will be discussed in more detail in the next chapter. 
1.2.1  Staggering 
One design optimization, called staggering, was first introduced by Sarma [7]. 
It involves making the cutoff frequency of the gate line higher than that of the drain 
line. Since a line with a higher cutoff frequency will exhibit less phase shift, the input 
and output signals will no longer be in phase. This would appear to invite distortion, 
however Sarma has shown that the vector sum of the output signals will in fact have a 
resultant phase which is the average of the gate line and drain line phase characteristics. 
Since the gate line has a higher cutoff frequency, its phase characteristic will be more 
linear at all frequencies below the drain line's cutoff frequency. Therefore, the average 
of the two phases will be more linear over the passband than if the lines had equal cut­
off frequencies.  In addition to the phase improvement, the staggering technique has 
also been shown to cancel the peaking effect in the gain response, as indicated in Sec­
tion 1.1. For these reasons, the staggering technique is an attractive design option. 
For a basic distributed amplifier, as shown in Figure 1.1, with different cutoff 
frequencies for the gate and drain lines, the voltage gain can be derived as, 
r "g  N I r  sinh 
-gm  d  2  -Nog + Ad) /2
A, a  e  ( 1.5) 
2j1 
2  Cd 
sink ( eg -ed)
2 11 
where coeg is the cutoff frequency of the gate line, and 00 and Od are the propagation 
constants of the gate and drain lines, respectively. If the lines are assumed to be loss-
less, that is consisting of only the L and C components, then at frequencies below coc 
the propagation constants will be purely imaginary.  Therefore as previously men­
tioned, the lines will exhibit only a phase shift with no attenuation. Denoting the imag­
inary components of the propagation constants as big and °id, Equation 1.5 can be 
rewritten as, 
FN (0  0 
2  (0)/(ocg)2 tiCd 
-g.  Ld 
(oig _ oid) 
L  2  j 
(1.6) 
2 
where 
e id) =  N(eig  (1.7)
2 
It can be seen from Equation 1.7 that the overall phase at the output is given by the 
number of sections, and the average of the phase delay for the gate and drain line sec­
tions. To illustrate, Figure 1.6 shows the relationship between the phase responses. 
Staggering by making the drain line have a higher cutoff frequency than the 
gate line is also possible. From the equations it can be seen that it would have an iden­
tical effect on the phase response. However, by making the making the gate line have a 
lower cutoff frequency, the magnitude of the gain will be adversely affected due to the 
cocg frequency dependence shown in Equation 1.6. 
A staggering factor q can be defined as the ratio of the drain line and gate line 
cutoff frequencies, as given in Equation 1.8, 
alcd q  (1.8) 
Wcg 12 
A q value of 1 would indicate equal cutoff frequencies, in essence no staggering, while 
values of q < 1 indicate a higher difference in the cutoff frequencies, or correspond­
ingly an increase in the staggering effect.  It has been shown that values of q near 0.7 
produce the optimal gain and phase responses [7]. 
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Figure 1.6 Phase Characteristics Illustrating Improvement from Staggering 
(Arbitrary Scales) 
1.2.2  M-Derived Transmission Line Sections 
One of the first improvements was outlined by Ginzton et al. in their seminal 
paper on distributed amplification.  It involves the replacement of the constant-K line 
sections of the basic design, with m-derived sections implemented through the use of 
mutually coupled transformers. M-derived sections come about as an improvement in 
the attenuation and image impedance characteristics of the more simple constant-K 
sections. M-derived and constant-K sections may be more commonly described with 13 
respect to their use as filter sections, such as in [5]. An example of an amplifier section 
implemented using this technique is shown in Figure 1.7a. The derivation of an m-
derived equivalent circuit for the arrangement is shown in Figure 1.7b. The equations 
relating the component values are [3], 
1  m2 + 1 M = 
m2 
L  L =  C = mCk  (1.9a-c) 4m k  4m k 
It should be noted that the factor m in the equations represents only a constant of pro­
portionality between the various components, and is not representative of the mutual 
coupling coefficient between the inductors. 
a) 
LG  LG 
Figure 1.7 M-Derived Sections; Amplifier Implementation (a),
 
Equivalent Circuits (b)
 14 
The transfer characteristic for an amplifier section, neglecting losses, can be derived as 
-gm Lk  1
A  a. 
1 
(1.10)
2  Ck  (03 /0),f [1  (1- m2) (w /0,02  L-0 
where 
m oil co, 
41: = 2 atan 
(0)/0.02) 
2 
we  (1.12) = 
Ck NLk 
For an m value of 1, the circuit reduces back to a constant-K section, however if m > 1, 
then an improvement in gain flatness and phase linearity can be observed. In addition, 
given the same value of capacitance per section, an m-derived section with m > 1 can 
result in a greater cutoff frequency than a constant-K section. Values of m > 1 can be 
achieved through the use of a negative mutual inductance. A comparison is shown in 
Figure 1.8, where a response which is flat over 60% of the bandwidth can be achieved 
with an m value of about 1.3 [1]. 
Another advantage of m-derived sections is that they can be used to realize a 
staggering factor as shown in the previous section. The cutoff frequencies of the gate 
and drain lines are proportional to their m value, therefore by using a ratio of the m val­
ues one can achieve a staggering effect (md / mg = ocd °c.d. 
The biggest disadvantage of the technique is that it requires the use of trans­
formers, which for integration implies planar monolithic transformers. Such structures 
are very difficult to model accurately, and the lack of good models could restrict the use 
of this design technique. 15 
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Figure 1.8 Relative Gain Characteristic of Distributed Amplifier with m-Derived 
Sections 
1.2.3  Bridged T-Network 
The bridged T-network is very similar to the m-derived sections discussed in the 
previous section, however it has an additional bridging capacitor between the input and 
output as shown in Figure 1.9. If the network is adjusted in such a way that the follow­
ing relation is true, 
C2(1 + a) = 4C1  (1.13) 
where 
2 1+a = 1+4 = 1k 
(1.14)
Li  1 +k 
then it will appear as an all-pass network with a constant characteristic impedance over 
frequency, given by jLI/C2 [3]. The constant k represents the coefficient of coupling 
between the adjacent coils. For different values of (1+a), controlled by the coupling 16 
coefficient k, it is possible to get very fiat gain or phase responses. However as Sarma 
illustrated, it is not possible to get both a flat gain and linear phase characteristic simul­
taneously [7]. A linear phase will result in a monotonically decreasing gain, and like­
wise a flat gain response will produce a non-linear phase shift.  Like the m-derived 
section, the disadvantage of using a bridged T-network is that it requires the use of 
monolithic transformers for implementation. 
Figure 1.9 Bridged T-Network with Equivalent Circuit 
1.2.4  M-Derived Half Section Terminations 
One of the problems in implementing a distributed amplifier is deciding on an 
appropriate line termination for the gate and drain lines.  The simplest termination 
which can be used is a resistive termination. In a design which uses constant-K line 
sections however, this unfortunately does not work well. The reason is that the image 
impedance of the constant-K section varies substantially near cutoff. This is illustrated 17 
in Figure 1.10. The mid-series image impedance of a constant-K section is given in 
Equation 1.15, where o = 2/,,FLC . 
2 
ZiT =  c 
411	  T
2  (1.15) 
we 
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Figure 1.10 Image Impedances for Constant-K Section with Resistive Termination 
A solution to this problem is to use an m-derived half circuit to bridge between 
the constant-K section and the resistive termination as shown in Figure 1.11. A feature 
of an m-derived section is that it exhibits an identical mid-series image impedance as 
the constant-K section. However, its mid-shunt image impedance is a function of the 
1 ---- -------
-------
-------
18 
m-parameter, and thus provides an extra degree of freedom in obtaining a better imped­
ance match. The mid-shunt image impedance of the m-derived section is given as, 
jr,  1  (02/(00

Zinm =  (1.16)
C  0)2/(02 
where co, = coc/ii  m2  This feature can be exploited to provide a fairly constant 
impedance up to frequencies near cutoff.  It has been shown that using m values near 
0.6 provides near optimal results. As such, using it as a bridge between the gate and 
drain lines and their resistive terminations can provide a much improved impedance 
match. The trade-off in implementation is the increased complexity required to realize 
the termination. 
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Figure 1.11 M-Derived Half Circuit Termination with m = 0.6 19 
1.2.5  Gate Series Capacitor 
The addition of a series capacitor between the gate line and the gate of the 
active device was investigated by Prasad et al. [8]. Neglecting losses due to the capaci­
tor itself, this configuration can provide several beneficial effects. The addition of a 
capacitance qCgs, as shown in Figure 1.12, creates an effective gate capacitance on the 
gate line which is reduced by a factor of ql(l+q). This therefore causes an increase in 
the cutoff frequency of the gate line. At the same time however it causes a voltage divi­
sion to the gate of the device, resulting in a gate voltage which is decreased by a factor 
of ql(l+q). The decreased gate voltage causes a corresponding drop in the gain. The 
effective result is that the increase in bandwidth comes at the expense of gain. 
Two additional benefits are evident however. One is that the attenuation due to 
the input loss to the device is reduced, thereby providing a larger signal to the down­
stream devices. Another is that because of the voltage division to the gate, a larger sig­
nal can be applied to the gate line without driving the devices into cutoff or breakdown 
regions. Therefore the input power can be increased by a factor of (1 + q) 
2/ q
2 
.  This 
increased power handling capability, coupled with the addition of more sections or 
larger devices, could aid in the design of wideband power amplifiers. 
Figure 1.12 Distributed Amplifier Section with Gate Series Capacitor 20 
The major drawback of using gate series capacitors lies in the implementation. 
In technologies such as CMOS, capacitors implemented using two metal layers or a 
metal layer and a well region, will exhibit a substantial capacitance between the lower 
plate and the substrate. This will cause a resultant voltage division which will result in 
a significant signal loss. If the layout could be arranged such that the top plate of the 
capacitor was directly over the gate, then this effect might be avoided. Otherwise, the 
method will only be useful if the benefits provided by the increased bandwidth and 
power capability can outweigh the significant drop in gain. 
1.2.6  Increased Sections 
While not exactly a design variation, it has been shown that there are several 
benefits to using the maximum number of sections possible. In the presence of non-
ideal line terminations, reflected signals will be generated at the gate and drain line ter­
minations. This can lead to ripples in the frequency response of the amplifier. Ginzton 
et al. showed that for a practical amplifier implemented with constant-K sections these 
ripples tended to crowd toward the upper end of the frequency band [3]. Additionally, 
the magnitude of the ripples near midband is proportional to 1/N, where N is the num­
ber of sections [1]. Therefore by maximizing the number of sections, the effect due to 
termination or load mismatches will be minimized. 
It has also been shown that, neglecting losses in the artificial transmission lines, 
the noise figure of a distributed amplifier improves with the addition of more sections 
[9]. Therefore, barring layout restrictions, it makes sense to use the maximum number 
of sections available, up to the optimum number as given by Equation 1.4. In technolo­
gies such as CMOS, which exhibit substantial losses, this is generally not a problem, 
since the optimum number of sections tends to be quite low. 21 
1.2.7  Additional Techniques 
An additional design optimization technique involves a method of using local 
feedback to achieve a broadband increase in gain [10]. This method places a carefully 
chosen parallel RC circuit in the source of each FET device. For the ideal case, this 
results in a zero input loss to the FET at all frequencies. In practical experiments, the 
method was shown to give a +2dB broadband increase in the gain response. The draw­
backs of the technique are that it requires extensive knowledge of device parameters, 
and that it can potentially cause instability near the cutoff frequency. As shown in [10] 
there will be frequency ranges over which the parallel RC circuit will increase the gain, 
acting as positive feedback. Since distributed amplifiers are generally least stable near 
cutoff, it requires that the amplifier be checked for unconditional stability. 
In addition to those listed, many other techniques exist for the design optimiza­
tion of distributed amplifiers. Past methods which have been shown to offer perfor­
mance improvements involve the use of impedance matched nonuniform lines [11], 
declining drain line lengths [12], dual gate lines [13], and lines with equal impedances 
but different electrical lengths or equal electrical lengths but different impedances [14]. 
In addition, cascode configurations have also been shown to offer improvements in 
terms of enhanced input/output isolation, as well as the capability of variable gain con­
trol [1]. 
Many of these techniques are not detailed here since they are directed towards 
implementations involving the use of physical transmission lines, such as microstrip or 
coplanar waveguides, and therefore are not directly applicable to lumped parameter 
solid state designs. Nevertheless, the methods described offer valuable insights into the 
range of potentially beneficial design variations. 22 
1.3  Introduction to Distributed Amplification Summary 
In this chapter the concept of distributed amplification was explained, and its 
implementation in current technologies, such as CMOS, was illustrated. As circuits 
and systems move into higher operational bandwidths and frequencies, active devices 
are forced to operate in a region near to their unity gain frequencies. In this region it 
becomes more efficient to combine devices in an additive fashion, rather than cascade 
or parallel configurations. As such, the distributed amplifier becomes an attractive 
option for circuits requiring a high operational bandwidth. 
A major drawback lies in the integration of amplifiers such as these on low cost 
technologies, such as CMOS. The problem lies in the dependence of the amplifier on 
inductive structures, and the fact that monolithic inductors implemented on CMOS 
generally exhibit very low quality factors. In the past this has been avoided by simply 
using other technologies such as GaAs. However, this approach does not facilitate the 
integration of the amplifier into single chip solutions. To counter the losses experi­
enced from a CMOS implementation, some benefit can be realized by the use of design 
optimizations. To this end, a number of design optimizations were illustrated, outlining 
both the advantages and trade-offs involved. 
However, design changes in themselves will not be sufficient for obtaining a 
working solution. Therefore, the goal will be to use analytic methods to generate a 
working ideal solution, and then use a computer optimization program to optimize the 
design. The remaining chapters will be divided into sections, each covering one aspect 
of this design process. 
Chapter 2 will detail the analytic design process for an ideal amplifier, with 
lossless lines. The focus will be on obtaining a solution which meets the specifications 
required using ideal components. The resulting design will then serve as a starting 
point for the optimization process. 23 
Chapter 3 will then cover the design of a computer program to implement the 
simulated annealing optimization procedure.  Since the optimization procedure 
requires models for inductors, Chapter 3 will also cover this topic as well. 
Following that, Chapter 4 will then detail simulation results using the program, 
and illustrate areas where the program offered insights into improving the design.  It 
will also cover the measurement results obtained from amplifiers designed and fabri­
cated in a digital CMOS process. 
Finally, Chapter 5 will summarize the amplifier results, design process, and the 
effectiveness of the simulated annealing procedure.  In addition it will also offer 
insights into possible future design variations. 24 
Chapter 2.  Distributed Amplifier Design 
The design of an ideal distributed amplifier will be the subject of this chapter. 
The design begins by determining the target specifications, and by deciding which of 
the design optimizations discussed in the previous chapter will be used.  For this 
project the goal will be to design and fabricate a fully integrated distributed amplifier 
on a standard CMOS process, without the use of any special processing techniques. It 
should have an ideally flat voltage and power gain response of +5 dB or better, with a 
500 MHz to 5 GHz bandwidth. The input and output are to be matched to 50 S2, and the 
phase response should be as linear as possible over the passband. The amplifier should 
work in a low voltage environment, using single polarity supplies of not more than 
+3V. In addition, while distributed amplifiers are not inherently low power amplifiers, 
the static power drain should be minimized to the extent possible, while still meeting 
the previous specifications. 
Although these specifications are demanding given the CMOS process to be 
used, it is nonetheless believed to be an achievable goal if properly designed. Regard­
ing the design optimizations for a fully integrated CMOS implementation, only a cou­
ple options are suitable. One option that can be used is the staggering technique, as it 
can be implemented with only a simple change in the L-C ratios of the gate and drain 
lines. Another option which can be used is the m-derived half section terminations. 
The improved impedance match provided by these terminations can greatly improve 
the frequency response of the amplifier, especially near cutoff. 
Unfortunately monolithic transformer models are not available for the technol­
ogy to be used, therefore the techniques involving the m-derived line sections and the 
bridged T-networks are not valid design options. Capacitors implemented on CMOS 
tend to exhibit a substantial capacitance between the bottom plate and the substrate. 
Therefore, the method involving gate series capacitors will be unlikely to provide sig­25 
nificant benefit, as the loss involved with the parasitic bottom plate capacitance will 
more than offset any improvements. Lack of highly accurate device models means the 
method involving local feedback is also not a valid option, since it requires detailed 
device parameters to be effective. 
2.1  CMOS Design Procedure 
With the two acceptable techniques in mind, that of staggering and the m-
derived half sections, the design can proceed. Incorporating these design options, the 
amplifier schematic will be as shown in Figure 2.1. The amplifier's gain, line imped­
ance, and cutoff frequency are for the most part interrelated to the extent that the deter­
mination of any two will result in the third.  In other words, they cannot be 
independently set, as they have a mutual dependence. The equations for cutoff fre­
quency and line impedance are, 
zo=  (2.la,b) 
Due to staggering, the drain line will have the lower cutoff frequency. The first 
step therefore is to determine the Ld and Cd for the drain line given the specified cutoff 
frequency and line impedance, as shown, 
5 X 109 = 
1 Ld  =
1 
9 2  (2.2) 
C d(ic  5 x 10 )
Ld 
50 =  Ld = 502 Cd  (2.3)
Cd 
Combining Equations 2.2 and 2.3 and solving for Ld and Cd gives, 
Ld  = 3.183nH  Cd  = 1.273pF 26 
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Figure 2.1 Distributed Amplifier with m-Derived Half Section Terminations 
Since staggering is being used, the gate line inductance and capacitance can 
now be found. The staggering value used is the suggested optimum value of 0.7 [7]. It 
is related to the line cutoff frequencies as follows, 
AILg Cg q =  c°cd  (2.4) 
Wcg  Ld Cd 
Since the line impedances must remain equal, the LIC ratios must be the same. This 
implies that, 
Lg = q Ld  Cg = q Cd  (2.5a,b) 
Inserting q= 0.7, and the previously determined values for Ld and Cd gives, 
Lg = 2.228nH  Cg = 891 fF 
From Cg the gate area of the transistor can be estimated. Assuming a gate oxide 
thickness of 100 angstroms and a gate capacitance of approximately 3.5 fF/i_tm2, the 
gate area is, 
891 fF  2 254.6ptm  (2.6)
15fF/Ilm
2 27 
Using a gate length of 0.9 gm leads to a device size of 282.9 gm by 0.9 gm. At 
this point there is enough information to determine the number of sections that will be 
used. In a low-loss technology this value could be left as an arbitrary parameter, how­
ever in a CMOS design this value will be relatively fixed. The method used to deter­
mine the optimum number of sections was given by Beyer et al. as [6], 
ln(Ad/Ag) 
=  (2.7) opt 
where Ad and Ag are the drain and gate line attenuations, respectively. 
The attenuation will be estimated from the per-section losses of the gate and 
drain lines, with the gate and drain line sections as shown in Figure 2.2. The assump­
tion is that the information relevant to the line attenuation is available. As shown in 
Figure 2.2 this includes the inductor series resistance, the gate resistance, and the drain 
to source conductance. For simplicity other loss factors will be neglected and the ones 
given will be considered constant over frequency. 
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Figure 2.2 Gate Line (a) and Drain Line (b) Sections Including Losses 28 
The inductor resistance was estimated using the techniques outlined in Section 
3.1.1. For the 2.228 nH gate line inductor, the series resistance was estimated to be 
7.38 0, and for the drain line 3.183 nH inductor, the series resistance was estimated to 
be 9.50 a 
The gate resistance was estimated with the following formula for a fingered 
gate structure connected on one side [15], 
Rg =  ROW/L  (2.8) 
3N
2 
For the device size given, a sheet resistance of 2 0.,/sq., and a layout using 10 fingers, 
this leads to a resistance of 2.1 a This was rounded up slightly to 3 S2 to account for 
interconnection losses. Finally, the drain to source conductance, Gds, was taken from 
the output of a Spice simulation of a transistor of the specified size. 
The attenuation factor can be derived from the propagation function for a sec­
tion of the line. For the gate line as shown in Figure 2.2, the propagation function is 
given by, 
1  (Rig+ j(oLg)
0
g  = A
g + jig =  acosh(1 +  (2.9)
2 (Rg + 1/ jo)C gs)) 
Likewise for the drain line, the propagation function is given by, 
(Rid + jcoLd)(Gds+ jwCd)) ed = Ad + .R0  =  acosh(1 +  (2.10)
2 
Inserting the values obtained into Equations 2.9 and 2.10, and then substituting the 
resulting Ag and Ad into Equation 2.7, the optimum number of sections can be plotted 
as a function of frequency. This is shown in Figure 2.3. 29 
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Figure 2.3 Optimum Number of Sections Versus Frequency 
As can be seen from Figure 2.3, the optimum number of sections is approxi­
mately 4 over most of the passband. Based on this, the number of sections chosen will 
be N = 4. Now that this is established, the required gm can be obtained from the gain 
equation. Assuming the terminations are perfectly matched, the magnitude of the low 
frequency power gain can be approximated from Equation 1.3 as, 
2 2 , r 
Pout  "  gm  I'G"'D = G	  (2.11)
4  CGCD Pin 
Substituting and solving gm for a +5 dB gain gives, 
42  2 
5/10  "t
10  =  gm 502 50  gif, = 17.8mS	  (2.12) 4 30 
Note that the restrictions concerning line impedance and cutoff frequency have 
restricted the range of W and L such that they must produce the required capacitance. 
Thus the only degree of freedom remaining is the device's bias conditions. From the 
gm required, the bias conditions can now be established. 
gm =  ox-14LL(V  Vt)  (2.13) 
Using Equation 2.13, and solving for (178.,  Vt) gives, 
(Vg,  Vt) = 0.31 V 
For the N-channel devices to be used, Vt is approximately 0.68 V, therefore the gate 
bias will be approximately Vgs = 1 V. 
The only remaining design step is to incorporate the m-derived half sections. 
The m value to be used is the suggested optimum value of 0.6 [1]. Using this value to 
calculate the section's circuit parameters, from the equations shown in Figure 1.11, 
leads to the complete schematic as shown in Figure 2.4. Note that the extra capacitance 
was added to the drain line to make it the correct value. 
Running an HSpice simulation of the circuit produced the response shown in 
Figure 2.5. The performance is not exactly what was desired as the gain is about +4.5 
dB instead of +5 dB, and also falls short of the 5 GHz desired bandwidth. After inves­
tigating the output file, the reasons become apparent. The gain was somewhat lower 
because the gm was slightly lower than necessary. In addition, the gate capacitance was 
over estimated a bit, which lead to the phase not being synchronized correctly. The 
problems were corrected by increasing the device width to produce a satisfactory gain, 31 
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Figure 2.5 Gain and Phase Response for Initial Circuit 32 
and then recalculating the line parameters based on the new gate capacitance value. In 
doing so, the proper phase synchronization was restored.  The revised schematic is 
shown in Figure 2.6, with its resulting response in Figure 2.7. 
As shown in Figure 2.6, the device widths have been increased by 27 pm. This 
was needed to bring the gain to its desired value. As shown in Figure 2.7, the gain is 
now at approximately +5 dB with a +/-0.5 dB flatness over 5 GHz. There is a small 
peak near the cutoff frequency which, as stated previously, is due to the image imped­
ance variations of the constant-K sections. The peaking effect can be controlled via the 
staggering factor, which for the revised circuit was changed to a value of 0.66. How­
ever, using only staggering, it is generally difficult to completely eliminate the peak 
without having other adverse effects on the response near cutoff.  The point will 
become irrelevant once losses are introduced, as the losses near cutoff generally 
counter any peak in the gain. For the remainder of the revised circuit, once the devices 
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Figure 2.6 Revised Analytically Derived Circuit Schematic 33 
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Figure 2.7 Gain and Phase Response for Revised Circuit 
were resized, the line inductors and capacitors were resized to produce the desired syn­
chronization. 
For the most part, the circuit derived analytically has performed in accordance 
with conventional distributed amplifier theory. However as will be shown, once the 
ideal components are replaced by realistic models a drastic change in performance will 
be evident. This is demonstrated in Figure 2.8, which shows the resultant gain and 
phase response for the circuit once realistic inductor models are used, and gate losses 
are accounted for. 34 
As can be seen, there is a significant drop in gain between the ideal and realistic 
responses. The performance decrease ranges from 2 dB in the low frequency limit, to 
over 20 dB near cutoff. This change is due to many compounding factors. One reason 
is that the large parasitic capacitance associated with the monolithic inductors has off­
set the line capacitance to the extent that the gate and drain lines no longer have the cor­
rect phase synchronization. As such, the device output currents do not add in-phase, 
and therefore do not produce significant gain. In addition, the series loss of the induc­
tors directly attenuate the gate line and drain line signals, thereby causing a direct gain 
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Figure 2.8 Amplifier Response with Ideal Components (-) and Losses (--)
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drop. Likewise, it has been shown that distributed amplifiers are sensitive to parasitic 
gate resistance, and this causes yet another drop in the gain. All of these effects com­
bine to produce the large drop evident in Figure 2.8. 
With the introduction of parasitics, the order of the problem complexity has 
increased significantly.  While additional analytic methods can offer rules-of-thumb 
and other helpful information, they will not lead to an efficient method of incorporating 
the parasitics. For this task, computer aided optimization provides a more efficient way 
of obtaining a better performing solution. 
2.2  Distributed Amplifier Design Summary 
In this chapter a distributed amplifier design was analytically derived using con­
ventional theory. Two design optimizations were used, those of staggering and m-
derived half section terminations. Once the design was complete, it was simulated 
using HSpice. Using ideal components, the resulting performance was close to the 
specified design, and agreed well with theory.  However, using realistic component 
models, the amplifier suffered a severe performance degradation. 
Despite this, the desired performance is not unattainable. Many of the factors 
contributing to the performance degradation can be reduced or eliminated through the 
use of careful design optimizations. For instance, the gate resistance, which has a sig­
nificant effect on gain, can be reduced through improved layout techniques. Likewise, 
the phase synchronization is completely dependent on the component values, and 
therefore can be adjusted as necessary. The procedure to incorporate the existing para­36 
sitics into the design will need to be accomplished through the use of some sort of opti­
mization technique.  Manual optimization will be unlikely to succeed here, as the 
design space and number of variables is too large, and the effect of any one parameter 
on the performance is generally unpredictable. In a similar fashion, simple maximizing 
or minimizing computer optimization techniques are unlikely to work due to the multi­
dimensional nature of the solution space. A technique for optimizing problems of this 
sort, known as simulated annealing, offers potential for improving the design. The 
next chapter will highlight this technique and its application to the design of a distrib­
uted amplifier. 37 
Chapter 3. Computer Aided Optimization 
The goal of this chapter will be to develop a computer aided optimization tech­
nique, which optimizes defined amplifier performance characteristics by altering criti­
cal circuit elements. The focus of the optimization procedure will be altering passive 
component values to enhance AC small-signal performance. Theoretically, it is possi­
ble to optimize active devices as well, however to do so would require a much more 
complex system of constraints and procedures to obtain correct bias conditions and 
large signal operation. For this reason bias conditions will be primarily set and optimi­
zation will be limited to passive devices only. The passive devices which can be altered 
include inductors, capacitors, and resistors. Of these, the inductors are the most diffi­
cult to model correctly. Due to the highly doped target CMOS silicon substrate, induc­
tors typically exhibit parasitics on the same order of magnitude as neighboring desired 
component values.  Parasitics of this size can not be neglected, as they deviate the 
resulting circuit enough from ideal to warrant their inclusion in the simulation. The 
inclusion of parasitics such as these, and the difficulty with which they are calculated 
and included in manual simulation, forms the fundamental reason for using computer 
optimization techniques. 
The proposed technique will be divided into four major parts in the following 
sections. The first part will deal with the modeling of inductors. In itself, this would 
not appear to be part of any optimization technique. However, it must be realized that 
optimizing a circuit implies the ability to alter component values. In order to alter an 
inductor, one must be able to generate the parasitics associated with the new inductor. 38 
Since the accurate generation of parasitics is a very non-trivial task, the next section is 
devoted to this topic. The second part will discuss the optimization technique, com­
monly known as simulated annealing, and why it was chosen. The third part will cover 
the application of simulated annealing to the specific problem of distributed amplifier 
design. Finally, the fourth part will summarize the complete design procedure. 
3.I  Inductor Modeling 
One of the main goals of this project is integration using standard CMOS pro­
cesses and substrates, without the need of special processing techniques. This means 
integrated components, and for an amplifier which is heavily dependent on inductors, 
such as a distributed amplifier, this means monolithic inductors. Although it has been 
shown that it is possible to build a distributed amplifier which utilizes package induc­
tance, and does not require either monolithic inductors or special processing [2], in 
general this approach does not form the basis for a wide variety of designs. A major 
reason is that it constrains the design to the package, both in attainable inductance 
value and also pin availability. Therefore, monolithic inductors are an essential part of 
an integrated design. 
To be useful however, an effective modeling technique is necessary for the opti­
mization process. Before going into an in-depth explanation of the specific technique 
used to model inductors, it is necessary to more completely define the type of model 
necessary and its interaction with the optimization algorithm. Since the amplifier type 
which is to be optimized is a distributed amplifier, it is necessary to have inductor mod­39 
els which are accurate over a very wide bandwidth (several GHz). Additionally the 
optimizer will be constantly changing the inductance value, so a method of quickly 
generating a new inductance model "on the fly", including its parasitics, must be avail­
able. To accelerate simulation time, the model must also be as simple as possible, 
while still maintaining its accuracy. 
Several papers in recent literature have covered the modeling [16],[17] and opti­
mization [18]-[22] of monolithic inductors. Analytical techniques for modeling induc­
tors have been developed [16],[17], which utilize a distributed network to represent the 
inductor and its parasitics. However even these detailed models lack certain effects, 
most notably the effects due to substrate image currents caused by inductive coupling. 
Since these effects are so difficult to model, purely analytical methods are insufficient 
for getting the wide bandwidth accuracy needed.  To attain such accuracy, even a 
detailed distributed model needs to be fitted or calibrated to measured data. In addition, 
while a reasonably accurate distributed model could possibly be generated, it would 
still need to be further curve fitted to generate a simplified model suitable for use with 
the optimizer. The process of generating a distributed model and simplifying it is a 
long and involved one, and obviously not suited for "on the fly" model generation. For 
these reasons a more expedient method, at least from the optimizer's point of view, is 
required. 
The method that was chosen will be detailed in the following sections, however 
it can be summarized as follows.  First, analytical methods were used to decide on a 
metal geometry (metal width and spacing) which would work over the 5 GHz range 
needed for amplifier operation. Next, an EM simulator was used to generate a series of 40 
inductors based on the previously determined metal geometry. For each inductor, the 
S-parameters output from the EM simulator were fitted to a frequency dependent 
inductor model. Following that, the components in the models were fitted across all the 
models as a function of the inductance value. Finally, a program was created, based on 
the previous information, which could generate an accurate inductor model quickly and 
efficiently. 
3.1.1  Determining Optimum Metal Geometry for an Inductor 
Before a model generation routine can be made for the optimizer, a few con­
straints need to be set regarding the inductors metal geometry. For a given inductance 
value, there are virtually an unlimited number of geometries which can be used to 
achieve that inductance. The goal obviously is to determine a configuration which 
meets the design requirements while having the least amount of parasitics.  Several 
recent papers have investigated ways in which inductors can be optimized. Of these 
several can be applied to standard CMOS processes, while some cannot. The guide­
lines outlined in [17],[19] show that it is advantageous to have a hole in the center of an 
inductor to allow magnetic flux to pass through. Use of such a "hollow" inductorcan 
eliminate the undesirable effects caused by the innermost turns, with relatively little 
loss of inductance.  Another technique involves stacking metal layers and shunting 
them with arrays of vias to reduce series resistance [18]. This method effectively trades 
off a lower series resistance for a higher capacitance, and therefore lower self-resonant 
frequency.  Due to the high bandwidth and self-resonant frequencies required, this 41 
method was not used. A technique has been shown using underlying N-wells to reduce 
inductor to substrate capacitance [20].  While this was shown effective in reducing 
capacitance, no mention was given to its effect on induced substrate currents. A varia­
tion of this method, using divided N-wells with divisions perpendicular to current flow 
was used in the final inductor layout. The desired effect of this would be to push sub­
strate currents deeper into the substrate, while completely blocking surface currents 
from forming. These effects were not modeled; however there seem to be no apparent 
disadvantages to using this technique. Finally, some recent papers have proposed opti­
mization techniques involving thicker metallization, high resistivity substrates, or sub­
strate etching [21],[22]. While these techniques are effective, they basically involve 
optimizing a process rather than the inductor. Since these are special processing tech­
niques they were not considered further. 
With these optimization guidelines in mind, a program was written to determine 
what would be a suitable geometry to use for the distributed amplifier. The object was 
to determine a base geometry which would consist of a metal line width, spacing, and 
minimum segment length (to set the size of the center hole). Since the objective of the 
program was only to get a rough estimate of what would be an optimum geometry, only 
very basic calculations were performed to determine the parasitics.  Detailed, fre­
quency dependent effects, such as skin effect and substrate coupling, were ignored for 
this initial step. The program swept minimum segment length and number of turns 
then output inductance values for each iteration.  Inductance was calculated by the 
means outlined by Greenhouse [16]. Parasitic series resistance was estimated by multi­
plying the total number of squares by sheet resistance, and parasitic capacitance was 42 
estimated by multiplying total metal area by capacitance per area. While these meth­
ods are not suitable for generating a model, they are good enough to judge parasitics of 
one design relative to another. An example of the output is given in Figure 3.1. This 
figure shows inductance value as a function of minimum segment length (effectively 
the size of the inner "hole"), and number of turns. Only the top layer metal, Metal-3, 
was used with an associated metal width and inter-turn spacing of 12 gm and 1.2 gm 
Number of 
Turns  Minimum Segment 
Length (.tm) 
Figure 3.1 Inductance Value Versus Geometry 
respectively. The program was set to find a 4.25 nH inductor, and the horizontal slice 
depicts where this occurs. Figure 3.2 shows the horizontal slice, which represents the 
target inductance value, as a two dimensional plot. As expected, when the inner hole 
size increases, and hence the entire geometry increases, fewer turns are required to pro­
duce a given inductance value. However, an interesting result is shown in Figure 3.3. 
This figure shows the parasitic resistance and capacitance for the different geometries. 11 
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The jagged look is due to the fact that the inductor size is quantized to one quarter turn 
increments, and the nearest value to the target of 4.25 nH is selected. Thus, the mini­
mum points correspond to values a bit below 4.25 nH (with slightly lower parasitics) 
and the maximum points correspond to values a bit higher than 4.25 nH (with slightly 
higher parasitics). Nonetheless averaging out the jagged edges, it is evident that there 
are obvious minima to the overall parasitics, which indicates that leaving the hole size 
too small (winding turns all the way to the center), or using a hole size which is too 
large, results in greater parasitics. This is evident in Figure 3.3, and supports the obser­
vations in [17],[19]. 
The information shown is not quite sufficient for completely determining the 
base metal geometry however. Given the stated metal size (12 p.m width, 1.2 p.m spac­
ing) and from the information in Figures 3.2, 3.3 one would estimate that the optimum 
4.25 nH inductor would have a minimum segment length of approximately 100 p,m and 
would be about 4.5 turns. For the 4.25 nH inductor this would be correct. However, for 
the optimizer to be effective it needs to be able to generate a range of inductance val­
ues. As it turns out, the optimum geometry will change depending on the inductance 
value required, and the metal width and spacing used. Thus, the optimizer must use a 
base geometry which is reasonably optimum over the whole inductance range needed 
for optimization. 
One way to determine an appropriate metal width is to decide the maximum 
inductance value and self resonant frequency required. By constructing a model of the 
largest inductor required, and performing a frequency simulation on it, the metal width 
can be increased to the extent that the inductor still maintains a sufficiently high self 
resonant frequency. Unfortunately, this gets into a problem as a judicious choice of 
layout is required before the model can be created and simulated. In general it will 
require some layout iterations in order to make a final decision on an appropriate metal 45 
width. As far as the inter-turn spacing required, it has been shown that using the mini­
mum spacing allowable generally provides the best inductance [17], since any 
increases in inter-turn capacitance will have little effect. 
Finally, one effect which is not evident, but which should be strongly consid­
ered, is the total area occupied by the inductor. From a cost standpoint, it is of course 
important to minimize die area and hence cost.  However, the performance of the 
inductor is also strongly related to the amount of area it occupies [19]. This perfor­
mance is not evident in the parasitic plots previously generated, since they only pro­
duce rough estimates. Indeed it may be worthwhile to use a smaller geometry than 
appears optimum, since at high frequencies substrate effects might cause an inductor 
which appears optimum near DC to perform worse than a smaller geometry which 
appears non-optimum near DC. 
The final base geometry was settled on after considering the above guidelines, 
and after extensive simulation using both geometry sweeps as illustrated earlier, and 
frequency simulations using Momentum, HSpice, and Mat lab. The base geometry con­
sists of a metal width of 12 gm, a spacing of 1.2 gm, and a minimum segment length of 
75 gm. The allowable inductance range is from 0.3 nH to approximately 4.25 nH over 
which the inductors should work over a 5 GHz bandwidth. It should be emphasized 
that this geometry was chosen for the specific problem of designing a distributed ampli­
fier with the given specifications, and it is not meant as a general purpose layout con­
vention. Figure 3.4 illustrates an example layout and frequency response using this 
base geometry. 46 
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3.1.2  Inductor Simulation using a Planar Electromagnetic Simulator 
The next step in the creation of the inductor models is to create a number of 
inductors based on the previously determined base geometry, and obtain either mea­
sured data or simulation results from which the models could be derived.  Creating, 
fabricating, and measuring a range of inductors is obviously the best technique for get­47 
ting accurate data, however this option is prohibitively expensive. Also due to the high 
bandwidth accuracy needed, purely analytical methods are insufficient. Therefore the 
method chosen was to use an electromagnetic (EM) simulator to construct and simulate 
a series of inductors. The EM simulator was to be calibrated against measured data for 
two previously fabricated inductors of similar metal geometry and size. 
The EM simulator chosen was the Momentum simulator, which is one of 
Hewlett Packard's EEsof Series IV applications. Momentum is a planar electromag­
netic simulator which can be used to give S-parameter solutions for passive circuits. 
The simulator can only simulate planar layouts, however multi-layered substrates with 
vias can be specified. Momentum gets its name from the solution technique employed, 
known as the Method of Moments. The method involves breaking the structure into a 2­
dimensional mesh of cells and simulating the interactions between cells. Accuracy is 
improved by use of a finer mesh with smaller cells, however simulation time increases 
exponentially as the cells get smaller. In addition, some effects such as conductor skin 
effects are not calculated exactly, but instead only approximated. 
Initially, a substrate definition was constructed for Momentum based on avail­
able data in an attempt to create a "realistic" substrate. The definition is shown in 
Metal-3, 50 m12/square 
Oxide Layer, 4 gm thickness, ER = 3.91 
Epi Layer, 10 gm thickness, ER = 11.9, a = 235 S/m 
(p - 0.4 S2-cm) 
Bulk Layer, 600 gm thickness, ER = 11.9, a = 2000 S/m 
(p = 0.05 S2 -cm)
Ideal Ground Plane 
Figure 3.5 Initial Momentum Substrate Definition 48 
Figure 3.5. The Metal-3 resistance and its underlying oxide thickness were obtained 
from available process information. The epi-layer conductivity was estimated from the 
NSUB parameter of available level-3 HSpice models. Finally, the bulk conductivity 
was estimated from published results of similar CMOS technologies. 
Once measured data became available however, it became apparent that the 
physically based substrate definition was clearly wrong. A new substrate definition 
was generated to calibrate Momentum's simulations to better match the measured data. 
It is shown in Figure 3.6. 
Olt Z.v.tbrOM	 Metal-3, 50 mil/square 
Oxide Layer, 2.65 gm thickness, ER = 3.91 
Bulk Layer, 400 p.m thickness, ER = 11.9, a = 50 S/m 
(p = 2 a-cm) 
Ideal Ground Plane 
Figure 3.6 Revised Momentum Substrate Definition 
It is clear from Figure 3.6 that there is some effect which is not being modeled 
correctly in Momentum. The reason is that the bulk resistivity is about 2 a-cm which 
is much too high to be a realistic value for the digital CMOS process used. It is specu­
lated that the discrepancy is caused by Momentum inaccurately modeling substrate cur­
rents, specifically inductively induced substrate currents. In effect, the loss due to these 
currents is now being modeled as a shunt loss and is accounted for by an unrealistically 
high bulk resistivity. Nonetheless, the revised substrate model is sufficient for model­
ing the inductor response up to the self resonant frequency. To illustrate, a comparison 49 
of the frequency responses of the measured data versus the Momentum simulations for 
a 5.25 turn inductor is shown in Figure 3.7. The geometry for this inductor was top 
layer metal only, Metal-3, with a 15 p.m line width, 1.2 pm inter-turn spacing, and min­
imum segment length of 101.4 p.m. As is evident from the figure, the initial substrate 
definition is clearly not correct. The recalibrated substrate definition can be seen to 
much more closely approximate the measured data below the self resonant frequency. 
The new substrate definition was also checked against another set of measured data 
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for a different inductor, as shown in Figure 3.8. The second inductor had 7.25 turns and 
used the same base metal geometry. As can be seen, the fit below the self resonant fre­
quency is much better for the revised substrate model. 
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Once the substrate definition was defined, it was possible to simulate a range of 
inductors. A series of inductors using the base metal geometry, and varying from 1.25 
to 5 turns in increments of one quarter turn, was simulated. Since Momentum outputs 51 
S-parameter data and the optimizer will be using Spice files, it is necessary to develop a 
method of moving the output from Momentum into a format HSpice can use, while 
maintaining its accuracy. There are many possible approaches which can be used to do 
this. One method is to construct a partially physical model and then fit the model by 
using certain elements as fitting parameters. There are a few problems that arise from 
this type of method. One is that if a simple model, or even if a distributed model is 
used, and certain elements are fixed in value, it becomes possible that the fitting param­
eters may not be able to fit to the measured data since the fixed parameters constrain the 
solution to something else. Such is the case with parasitic series resistance which var­
ies as a function of frequency. The series resistance of an inductor cannot be accurately 
modeled over a wide bandwidth as a constant value, regardless of whether it is used as 
a fitting parameter or not. Typically this is resolved by making the series resistance fre­
quency dependent, which allows greater flexibility in the fitting solution. 
However another more insidious problem arises from the fact that HSpice 
restricts the range of certain parameters. For instance, resistance parameters can only 
have positive values. Assigning a resistance parameter a negative value is not possible. 
The reason that this is a problem can be explained as follows. A simple model, for 
instance a pi-section, used to model an inductor is not a physically correct model. Par­
asitics of a planar inductor are by their very nature distributed effects. The physical 
accuracy of even the most detailed distributed model is questionable, since some effects 
such as substrate currents induced via inductive coupling are virtually impossible to 
model in the constraints of a program like HSpice. Therefore, when a non-physical 
model is used to fit to physical measured data, very non-physical results can occur. It is 52 
quite possible that a model fitted such as this can result in parameters with negative val­
ues, such as a negative capacitance or a negative resistance. In such a case it is impos­
sible to use the resulting model in an HSpice simulation since it does not allow values 
in that range. 
Instead of focusing on making a physical model fit to simulation data, another 
approach is possible in which an arbitrary model is used to fit the data. The idea is to 
"black box" the inductor and simply make an HSpice compatible model which from the 
outside of the box appears to fit exactly to the S-parameters generated by Momentum. 
What resides inside the box is irrelevant so long as it maintains the proper terminal 
characteristics. With the goal of minimizing simulation time in mind, it is attractive to 
pick a model which is as simple as possible. For an inductor response, a T-section or 
pi-section is the simplest structure which can adequately model its effects. Therefore 
the method chosen was to use a T-section or pi-section in which all components are fre­
quency dependent as illustrated in Figure 3.9. Since HSpice cannot implement a com­
plex impedance directly, each branch of the model is broken into a real component and 
Figure 3.9 Black Box T-Section Model with Frequency Dependent Components 53 
a reactive component. The type of reactive component used, either an inductor or 
capacitor, is determined by what the branch appears to be near DC. Since the models 
are fitted over frequency, the limits of the models frequency range are determined by 
the points at which the parameter values become negative due to the reasons mentioned 
previously. Once that happens the model becomes invalid as HSpice will no longer 
function correctly. 
After numerous simulations and comparisons of generated models, it was found 
that the T-section was less prone to result in negative component values from the S-
parameters produced by Momentum. Therefore the T-section model was used with two 
R-L sections as the series branches and one R-C section as the shunt branch as shown 
in Figure 3.10. 
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Figure 3.10 T-Section Model with Real and Reactive Frequency Dependent 
Components 
The fitting process was performed as follows.  First, Momentum was used to 
simulate a given inductor layout, and a file was produced which contained a full set of 
two-port S-parameter data. The S-parameters were converted into two-port Z-parame­54 
ters, from which an equivalent T-circuit was derived. For each branch of the T-circuit, 
the data was divided into its real and imaginary components. The real components 
were fitted to an equivalent resistance R(f), and the imaginary components were fitted 
to either an equivalent inductance, L(f), or capacitance, C(f), depending on the branch. 
The fitting was performed by using Mat lab's polyfit function to fit each component's 
data to a 3rd order polynomial as a function of frequency. This resulted in 4 coeffi­
cients, 3 polynomial coefficients plus a constant, for each component in the circuit. 
Since there are 6 components for the circuit, it resulted in a total of 24 coefficients, 
which were then encoded into a frequency dependent HSpice compatible netlist. To 
verify the circuit's performance, the HSpice netlist was simulated, and the resulting S-
parameter and Z-parameter data were plotted against the original Momentum data. A 
Mat lab script for automating the fitting, netlist generation, and verification process was 
written and is given in Appendix B as Listings 1-2. An example of the program's out­
put for a 3-turn inductor, based on the previously determined metal geometry, is shown 
in Figure 3.11 and Figure 3.12. The Momentum S-parameter and Z-parameter data is 
shown as discrete data points, while HSpice was used to simulate the continuous fre­
quency response of the fitted model. The resulting circuit schematic and generated 
netlist file used by HSpice are shown in Figure 3.13. 
It can be seen from the figures that the frequency dependent T-section fits the 
Momentum data exceptionally well. However, since Momentum is designed for high 
frequency simulation and its output is questionable as it approaches DC, and due to the 
fact that the frequency dependent models do not extrapolate well towards DC, a lower 
frequency limit of 500 MHz was set on the models below which they should not be 55 
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.SUBCKT ind in out grnd 
R1  in  t1  R='abs(4.011305e-30*hertz*hertz*hertz+ -3.591013e-20*hertz*hertz+ 
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R2  t  t2  R='abs(3.360040e-30*hertz*hertz*hertz+ 3.612832e-21*hertz*hertz+ 
5.372646e-11*hertz +2.799798e+00)' 
L2  t2  out  L.'3.724468e-41*hertz*hertz*hertz+ 1.286639e-31*hertz*hertz+ 
4.191149e-21*hertz +6.999883e-10' LTYPE=1 
R3  t3  grnd  R.'abs(-1.620280e-30*hertz*hertz*hertz+ -1.268172e-20*hertz*hertz+ 
9.974602e-11*hertz +6.324916e+01)' 
C3  t  t3  C=1.855142e-44*hertz*hertz*hertz+ -7.598797e-34*hertz*hertz+ 
3.124678e-25*hertz +2.162945e-13' CTYPE=1 
.ENDS 
Figure 3.13 Generated Frequency Dependent T-Section Model; Schematic and
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considered accurate. Similarly for the inductor shown, the HSpice model fits well all 
the way to the maximum simulated frequency of 10 GHz, however in general this is not 
the case. As the inductors become larger, there is a point at which the component val­
ues of the simple T-section model may become negative as mentioned previously. This 
is the upper frequency limit at which the models are no longer accurate. To illustrate, a 
5.25 turn inductor using the same metal geometry was simulated in Momentum and fit­
ted to an equivalent T-circuit HSpice model. The real and imaginary impedances of the 
shunt branch of the T-model, corresponding to C3 and R3 in Figure 3.10, are shown in 58 
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Figure 3.14. It can be seen that the real impedance becomes negative at approximately 
8.5 GHz. The component value is fitted to this data, however when HSpice encounters 
the negative value of resistance it cannot interpret it and therefore causes incorrect out­
put. This can be seen in Figure 3.15, where the S12 real and imaginary values deviate 
from the Momentum data at the point where the real impedance becomes negative. 
1 0 
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Figure 3.15 Real and Imaginary S12 Parameter; Momentum Data (A) and HSpice
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This essentially sets the upper frequency limit on the model's validity. It should 
be emphasized that the negative real impedance is in no way representative of a true 
physical effect, but instead it is merely an artifact of the simple model used. Regardless 
of this effect, after a careful examination of the simulation and modeling limits, a suit­
able range of inductor models were generated for the distributed amplifier design. 
3.1.3  Integration of Inductor Models with Optimizer 
While the task of modeling an inductor to simulate in HSpice has been solved, 
this isn't as yet useful to the optimizer. The reason is that the optimizer will want to 
change an inductance value and call upon an appropriate model to simulate its effects. 
The approach used to do this is similar to the way used to fit the HSpice models to the 
Momentum data. The HSpice models used polynomial equations to fit to the compo­
nent values obtained from Momentum. This generated 4 coefficients per component, 
which resulted in a polynomial which was a function of frequency. In the same way, it 
is possible to fit the coefficients of the previous polynomials as a function of the induc­
tance value. By doing this, the models are then a function of both inductance and fre­
quency. 
Specifically, for each of the coefficients in the previously described model, a 5th 
order polynomial was used to fit it across all models as a function of inductance. This 
resulted in an additional 6 coefficients for each one. Since the previous model file had 
24 coefficients, the new models are described by a total of 144 coefficients. To more 
clearly illustrate this point, Figure 3.16 depicts the coefficient relationships. 60 
A1 = B iL5+B2L4+B3L3+B4L2+B5L+B6
6 ind. coeff per freq. coeff. 
(144 total) 
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Figure 3.16 Inductor Model as a Function of Inductance and Frequency 
The derivation of the B-coefficients shown in Figure 3.16 is accomplished by 
first using Matlab's polyfit function to determine the A-coefficients as described in the 
previous section.  Knowing the inductance value and the A-coefficients, the polyfit 
function can then be used to model the A-coefficients as a function of inductance, 
thereby producing the B-coefficients. A program can then be written which can gener­
ate a model's netlist file based on these B-coefficients. 
The inductor model is used by the optimizer as follows.  First the optimizer 
selects an inductance value.  It inputs this value into the model generation program 
which contains the B-coefficients shown in Figure 3.16. This program then calculates 61 
the A-coefficients and outputs an HSpice compatible netlist file. The netlist file when 
simulated, produces S-parameter and Z-parameter data which is well matched to the 
data provided by Momentum for an inductor of the size generated. The listing shown 
in Figure 3.13 is an example of a resulting netlist file. 
The Mat lab program which fits the various models as a function of inductance, 
and then creates the model generation program, is given as Listing 3 in Appendix B. 
To illustrate how the A-coefficients change as a function of inductance, the coefficients 
for the component C3 in Figure 3.13 are shown in Figure 3.17. It is obvious from the 
figure that the A-coefficients are changing in a very non-linear manner as a function of 
inductance. However, the Mat lab poly& based on the B-coefficients is sufficient to 
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Figure 3.17 Coefficients for Component C3 as a Function of Inductance;
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model these changes over inductance. Given this, it is now possible to generate an 
inductor model "on the fly" by simply selecting the inductance value required. At this 
point, the inductor modeling and generation is sufficient for use with the optimizer. 
The optimizer can now quickly and efficiently generate an inductor model which is 
compact enough to allow for quick HSpice simulation, and accurate enough for a wide 
bandwidth amplifier design. 
3.2  Simulated Annealing 
Optimization is core to the ability to produce a high bandwidth distributed 
amplifier in a technology such as CMOS. Certain components, namely inductors, have 
parasitics which are generally on the same order of magnitude as neighboring compo­
nent values. Effects due to these component parasitics are large enough to warrant their 
inclusion in simulation files, however they raise the circuit complexity to a level which 
is difficult to optimize manually. Therefore, an automated technique is needed for cir­
cuit optimization. The problem is compounded by the fact that in a design such as this 
there are usually a number of independent variables, which raises the complexity as it 
becomes a large multidimensional problem. 
Many conventional optimization techniques work by perturbing a design and 
evaluating its performance. When the performance improves, the design is accepted 
and a further perturbation is made in the same direction. If the performance decreases 
a different modification is attempted. The process continues until a design can no 
longer be improved, at which point it terminates. A major problem with this type of 
technique is that it generally tends to get caught in the first solution minima it encoun­
ters. In higher dimensional problems, the effect is amplified by the enormous increase 63 
in local minima. In order to avoid getting trapped in these local minima, a technique is 
required which can conditionally accept a worse solution, effectively climbing "uphill". 
A technique such as this can be classified as a probabilistic hill climbing algorithm 
[23]. One such algorithm is simulated annealing. 
Simulated annealing is based on the Metropolis algorithm [24], and inspired by 
the physical process of annealing a solid. In the annealing process, a solid material is 
moved from a high energy, disordered, chaotic state to a low energy, ordered, ground 
state. The procedure involves heating the solid to a high temperature and then slowly 
cooling it. The atoms in the material are allowed to arrange themselves into a highly 
structured crystal or lattice in which the corresponding energy is minimized. 
The algorithm functions as follows. First, an initial design and temperature are 
set for the system. Then a random perturbation is made to the initial design, with the 
size or range of the perturbation based on the current temperature. For example, a high 
temperature results in a large change, and a low temperature results in a small one. The 
resulting design is evaluated and compared to the previous one. If the performance is 
better the design is accepted. However if the performance is worse, the design is not 
immediately rejected.  Instead, it is accepted with a certain probability as shown in 
Equation 3.1, 
-AE 
P(AE) = e kT  (3.1) 
where AE is the change in energy, or performance in this case, k is a constant, and T is 
the current temperature [25]. In some systems the constant k is Boltzmann's constant, 
however for our purposes it will be an arbitrary constant used to adjust the acceptance 
probability. This acceptance rule is known as the Metropolis criterion and the associ­
ated algorithm is known as the Metropolis algorithm [24]. It is this conditional proba­
bility of accepting a worse solution that allows the algorithm to escape from getting 64 
trapped in local minima. For each temperature, the process continues for a set number 
of iterations after which the temperature is lowered. This lowering of the temperature, 
or cooling in the analogy of the physical process, causes two effects. First, it decreases 
the range of the allowable perturbation, thereby causing a convergence in the solution. 
Secondly, it reduces the probability of acceptance for a worse solution. These effects 
combined cause the solution to migrate towards the global minimum However, due to 
the random perturbations and probabilistic form of acceptance, the algorithm is par­
tially stochastic in nature. For two individual runs, the solution is not guaranteed to 
converge to the same solution. However, performing a large number of runs and com­
paring the outputs, a tendency towards a given solution will be evident. 
Simulated annealing is a very general and robust algorithm and has been 
applied to a large number of multidimensional problems in a wide range of areas. Such 
areas include the design of very-large-scale-integrated (VLSI) mixed-signal circuits 
[26], analog circuit design [27],[28], model parameter fitting [29], waveguide design 
[25], digital filter design [23], code design, image processing, and molecular physics 
[24]. The main drawback of the algorithm is the long run times required to obtain a 
solution. Although it is inherently sequential, performance enhancements and tech­
niques for parallelizing the algorithm are currently active areas of research [30]-[32]. It 
is speculated that in time as these techniques improve and computers increase in com­
putational power, simulated annealing will become even more prevalent in a wider 
range of areas. 
An example of a general simulated annealing algorithm is shown in Figure 
3.18. The algorithm consists of two loops. The inner for-loop generates and evaluates 
new solutions, then implements the Metropolis criterion to decide on acceptance of the 
solution. The outer while-loop controls the cooling schedule, which dictates how long 
the algorithm stays at a given temperature and how quickly the temperature is cooled. 65 
Since the algorithm asymptotically approaches an optimum answer it can take a large 
number of iterations, and hence a very long time to reach a final answer. Therefore it is 
common to set a threshold at which point the operation terminates. 
M = number of iterations to perform
 
T= initial temperature
 
a = cooling coefficient (number < 1)
 
[3 = time coefficient (number > 1)
 
i = number of iterations completed
 
s= final iteration number
 
S= current solution
 
while ( i < s) {  // Exit after a specified number of iterations 
for m = 1 to M { 
Generate neighboring solution N; 
Evaluate the change in cost/energy, AE, between S and N; 
if ( AE < 0 ) { 
Accept downhill move, S = N; 
} 
else { 
// Accept uphill move based on probability 
if ( rand[0,1] < e-AEIT ) then S=N; 
}
 
}
 
i=i+M; // Increment the iterations performed
T=T* a; // Lower the temperature
M=M* 0;  // Increase the iterations as temperature cools 
} 
Figure 3.18 General Simulated Annealing Algorithm 
3.3  Application of Simulated Annealing to Distributed Amplifier Design 
The simulated annealing algorithm is a general algorithm, and poses the ques­
tion of how best to apply it to the optimization of a distributed amplifier. The specific 
goals of the optimization are to achieve a flat gain and linear phase response over the 
desired bandwidth, and also to achieve a good wideband impedance match for the input 
and output. Other issues such as power consumption, amplifier linearity, and overall 66 
noise are concerns, however they are not direct optimization targets. Due to the high 
bandwidth and accuracy desired, it is necessary to include models for transistors and 
inductors which are as accurate as possible given available information. Since HSpice 
level-39 (BSIM2) MOSFET models were available, and due to the fact that previous 
work on inductor modeling could provide HSpice compatible models, an emphasis on 
making the optimizer work with HSpice was desired. To this end, a system of interac­
tion was developed in which the annealing algorithm would use the previously written 
inductor modeling programs to aid in generating new solutions, and then use HSpice to 
evaluate the performance of the solution. The overall system interaction is pictured in 
Figure 3.19. 
As evident from Figure 3.19, HSpice is an integral part of the optimization pro­
cess. For every annealing iteration a new circuit is created and simulated using HSpice. 
While HSpice might be considered too slow to include for every iteration, it is realisti­
cally the only way to accurately account for circuit parasitics and complex transistor 
models. In addition, the use of HSpice allows an enormous amount of flexibility, since 
virtually any behavioral aspect of the circuit can be used as an optimization target. 
Note also that the complexities involved in the inductor modeling have been completely 
removed from the optimization process by use of the simple "black box" model gener­
ator described earlier. 
The optimizer itself is coded in PERL (Practical Extraction and Report Lan­
guage). It is a language which has essentially the same power as C, yet is very portable 
and easy to code. It also is very well suited to the task of parsing output files, such as 
the ones from HSpice, and generating new input files. 
The implementation of the algorithm requires a cooling schedule to be deter­
mined, and a scheme for file manipulation in order to interact with HSpice. In addition, 
the determination of a performance evaluation procedure, known as a cost function or 67 
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Figure 3.19 Simulated Annealing Optimizer Block Diagram 
energy function in the general algorithm, is required. The cost function is by far the 
most difficult part of implementing the algorithm. It needs to be customized to the spe­
cific design problem, and it essentially has to reduce the performance of the design 
down to a single number, which can be used in a conditional comparison with other 
designs. Good performance will usually refer to several behavioral aspects of a design, 
often including aspects which oppose each other, such as gain versus bandwidth. 
Given this, it is difficult to create a cost function which will balance the different 68 
aspects and produce a well balanced optimal design. The implementation of these parts 
of the algorithm, with respect to the design of a distributed amplifier, is the subject of 
the next few sections. 
3.3.1  Cooling Schedule 
The cooling schedule controls the manner in which the annealing temperature is 
modified and how many iterations will occur at a given temperature. An optimized 
cooling schedule will minimize the amount of time required to converge to a final solu­
tion. Due to the inherently long run times required for simulated annealing, obtaining 
an optimum schedule is of great interest. Design of the cooling schedule is generally a 
difficult problem however, and it has been the subject of extensive research [24]. Fortu­
nately, as will be shown later, only a few thousand iterations are required to obtain an 
optimized distributed amplifier solution. Therefore, the cooling schedule is not of crit­
ical importance. It is only necessary that it be workable, not necessarily optimal. For 
this reason a very basic schedule is given in the following equations, 
(3.2) Tnew = a  Told 
(3.3) Nnew =  13 Nold 
where T represents the current temperature, N represents the number of iterations at a 
given temperature, a is a constant less than one, and 13 is a constant greater than one. 
Given this schedule, as the procedure progresses, the temperature will decay as an, and 
the time spent at each temperature will increase as f3", where n represents the number of 
times a transition has occurred. This method can be understood as spending a short 
time allowing the algorithm to make large jumps to determine the coarse-grain nature 69 
of the solution space. Then as it progresses, the algorithm spends increasing amounts 
of time making ever smaller jumps to determine the fine-grain nature of the solution 
space. The determination of the a and r3 coefficients is not straightforward, as it is 
highly dependent on the problem and the solution space.  It usually takes several test 
runs to establish appropriate values. 
3.3.2  Cost Function 
The cost function is unquestionably one of the most difficult aspects of imple­
menting the simulated annealing algorithm. The cost function must answer the difficult 
question of what is considered optimal. For an amplifier such as the one in question 
does optimal mean high gain, or high linearity, or low power, or wide bandwidth, or lin­
ear phase, or any, or all of the above? To say one amplifier is 20% better than another, 
does that mean it is relatively 20% better, or 20% better on an absolute scale? These 
are the questions that a cost function must conclusively and concisely answer. The 
importance of the cost function cannot be overstated, since it is the measure by which 
the annealing algorithm will move towards or away from an optimal solution. 
For the distributed amplifier design there were several features which were all 
desired to be optimal. The main optimization targets were a flat gain response over a 
wide bandwidth, a good wideband input match, and a linear phase response. Since it 
was desired to have improvements made in all of these areas, the cost function must 
somehow have a dependency on each of the parameters. The technique decided upon 
to accomplish this task was a weighted sum as shown below, 
f cosr(AX) = IC, f n(AX)  (3.4) 70 
where 6,X represents a change in one of the aforementioned parameters, f ,c0st represents 
the overall performance change, f,i(AX) is one of a series of functions which evaluate 
the improvement due to a parameter change, and Cn is a weighting coefficient implying 
its importance to the overall performance measure.  Additionally, since the perfor­
mance is evaluated as a function of the change in the parameters, Lost therefore 
represents the relative improvement of one design to another. 
In order to implement the weighted sum, a series of functions which represent 
the individual optimization targets are needed. For the case of gain response, four 
equations are used to ascertain the gain and its "flatness". They are described below: 
0 Mean Value of the Gain The mean value of the gain over the band­
width is calculated and used as a measure of the overall gain. 
The optimizer will try to maximize this value. 
O Standard Deviation of the Gain The standard deviation of the gain 
over the bandwidth is a measure of the gain flatness. The opti­
mizer will try to minimize this value. 
O Mean Value of the Derivative of the Gain (AGN) The derivative of 
the gain versus frequency is estimated and then the mean value 
is calculated. This value represents the overall tendency of the 
gain to have a net positive or negative slope over the bandwidth. 
A value of zero is desired which would indicate a horizontal 
(flat) response. 71 
O Standard Deviation of the Derivative of the Gain (AG /Of) - The stan­
dard deviation of the derivative represents the amount of varia­
tion in the slope of the gain. A value of zero would indicate a 
flat response, while a nonzero value would indicate waves or 
ripples in the gain response. The optimizer will try to minimize 
this value. 
These four functions when weighted and summed provide a measure of the gain 
and gain flatness.  In the same manner, additional functions can be defined for the 
determination of phase linearity and input match. 
0 Standard Deviation of the Derivative of the Phase (AO /4f) - Since the 
phase is ideally linear, the derivative of the phase should ideally 
be a constant value.  Therefore the standard deviation of the 
derivative represents the amount of variation in the slope of the 
phase. A value of zero would indicate a linear response, there­
fore the optimizer will try to minimize this value. 
0 Mean Value of the Input Impedance  The magnitude of the input 
impedance should match the impedance of the input line, which 
in this case is 50 SI (with ideally zero phase). The mean value 
represents the average impedance over the bandwidth.  The 
optimizer will therefore attempt to make this value move 
towards 50 SI 72 
O Standard Deviation of the Input Impedance - The standard deviation 
indicates how much the impedance value varies over the band­
width. A value of zero would indicate a constant impedance, 
therefore the optimizer will try to minimize this value. 
The relative improvement in the previously defined functions is obtained using 
the functions detailed below. The specific function used depends on whether the opti­
mizer is trying to maximize, minimize, or obtain a specific value. To maximize a value 
the optimizer compares the old and new values in the following way, 
Xnew  X old 
fmax  (3.5) 
X old' 
where f  represents the relative change, Xnew is the new parameter value, and Xold is 
the old parameter value. A positive value indicates a performance increase and a nega­
tive value indicates a performance decrease. Likewise, the minimization function is 
given in Equation 3.6, and the target value function is given in Equation 3.7, 
_  Ixnewl fmin  (3.6) 
IX old X target'  IXnew  Xtargeti ftarget =  (3.7) 
IX old X target' 
where the Xtarget Parameter in Equation 3.7 is the target value for the optimizer. The 
same outcome conditions apply to these equations as well. It is important that the func­
tions exhibit the same outcome conditions so that when weighted and summed they 
will add correctly. 73 
3.3.3  File Manipulation and HSpice Interaction 
The optimizer interacts with HSpice through the modification of its input files 
and the parsing of its output files.  In a given iteration, the optimizer will modify the 
amplifier's input netlist file, simulate it with HSpice, and finally parse and evaluate the 
output. The overall process is depicted in Figure 3.19. To minimize the code involved 
in performing this process, the optimizer will not edit the netlist file directly. Instead, it 
edits an include file which contains a list of parameters which refer to components in 
the netlist file. To more clearly illustrate, example lines from configuration files will be 
shown next which detail the process. 
First, the HSpice netlist file must be modified such that the components to be 
optimized are entered with parameter names instead of fixed values. An excerpt from 
an HSpice input file, "input.sp", is shown in Figure 3.20a, where the capacitor "Cap" is 
denoted with a value of "capval ". The associated include file "param.inc" which 
a)  .include Tclude uparam.inc"  < input.sp > 
Cap  Node1  Node2  capval  < input.sp > 
b)  .param  capval = 2.0e-12  < param.inc > 
c)  capval  2.0e-12 :1.0e-12  5.0e-12  0.4e-12  1  param.inc  < annealer.cf > 
;  1 ;  ;  1
a.) I  i 
I  I  I  I  ,s,....  I Z.", s  1
 
I  .;
.  1  I  tz) I  T.7  I  Z. I  a) I
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Figure 3.20 Example Lines from Optimization Files; HSpice Input
 
File "input.sp" (a), Include File "param.inc" (b), and Annealer
 
Configuration File "annealer.cf" (c)
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contains the definition of "capval" is shown in Figure 3.20b. The annealing optimizer 
is then supplied with the necessary optimization information regarding "capval" in its 
configuration file "annealer.cf'. This information is divided into fields as shown in Fig­
ure 3.20c. The fields include the parameter's initial value, its high and low stop values, 
a temperature coefficient, a reference to an update routine, and finally the filename of 
where the output should be directed. 
When the annealing program is run, for each iteration it deletes the old parame­
ter file, "param.inc", and generates a new one based on the old parameter values and the 
information given in its configuration file "annealer.cf'. The first four fields in the 
parameter definition are self-explanatory, they denote the parameter name, its initial 
value, and the allowable range of values for the component. 
The fifth field, the temperature coefficient, is used as follows. In order to keep 
the code concise and simple, the simulated annealing temperature parameter was set to 
have an initial value of 1. As the annealing process advances, it decreases toward 0 
according to Equation 3.2. New parameter values are generated according to the fol­
lowing formula, 
X  = T C rand[ 
1  1 
'cm  (3.8) 
where Xnew is the new component value, T is the current temperature (a value from 0 to 
1), C is the component's temperature coefficient, and Xoid is the previous iteration's 
component value.  Therefore, the temperature coefficient effectively gives the range 
over which the component can deviate from its previous value. For instance, according 
to the settings in Figure 3.20, if the temperature was 1, the initial value was 2pF, and 
the temperature coefficient was 0.4pF, the possible outcome could be a value between 75 
1.8pF to 2.2pF.  In such a way, it is possible to independently set the ranges on any 
number of component values while maintaining a single global temperature parameter. 
Finally, the sixth and seventh fields refer to the update routine and output file 
name. The update routine is simply a reference to determine which internal subroutine 
should be used to modify the parameter value. The values as shown in Figure 3.20c 
refer to the method given by Equation 3.8. However, the parameter makes it easy to 
add additional routines which work differently. An example would be inductors, which 
are handled a bit differently due to the modeling issues involved. Inductors in the cir­
cuit are defined in an identical fashion as the capacitor shown in Figure 3.20, with the 
exception that the update routine is different in that it calls an external program which 
takes care of the "black box" model generation. 
As far as extracting output from HSpice, it is a fairly straightforward task of 
parsing the output file into an array and then performing appropriate mathematical 
functions on it to obtain the results outlined in Section 3.3.2. 
34  Distributed Amplifier Simulated Annealing Program 
The complete simulated annealing program for the optimization of a distributed 
amplifier is given in Listing 4 in Appendix B. Support routines which accompany it, 
the annealer configuration file and the HSpice input file, are given as Listings 5 and 6, 
respectively. The annealing program given in the listings is set up to optimize the dis­
tributed amplifier as shown in Figure 3.21. There are 8 independent variables which 
include the gate line inductors and capacitors (LG1, LG2, LG3, CG), and the drain line 
inductors and capacitors (143.1, LD2, LD3, CD). The fixed parameters in the schematic 
indicate fixed value parasitics, such as the package parasitics, or fixed value design 
parameters, such as the load impedance and transistor sizes. The schematic shown was 76 
not the initially chosen design however. It was chosen based on observations from sev­
eral previous annealing runs. Details about the topology changes will be discussed in 
the next chapter, which covers simulation results. 
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Figure 3.21 Amplifier Schematic with Simulated Annealing Variables 
To more concisely illustrate the annealing program components, the main rou­
tine and primary subroutines are shown in Figure 3.22. It should be noted that a log file 
has been added to the process. For every iteration, whether the solution is accepted or 
not, an entry is put into a log file which provides a cross section of the annealing pro­
cess at that time. It includes information on the current temperature and iteration set­
tings, as well as the performance of the current solution and its projected improvement 
over the old solution. When the optimizer is first being set up, the various weighting 
coefficients and temperature coefficients can be substantially difficult to determine. 77 
Being able to monitor the progress of the optimizer while it is functioning is an invalu­
able aid in being able to effectively set those parameters. 
In addition, the log file provides one additional benefit. Since simulated anneal­
ing has been shown to approach the optimum answer asymptotically in probability, it 
can take a substantial amount of time to converge to a final solution [24]. In practice 
what generally happens is that the process is stopped after a certain number of itera­
tions.  This provides an answer which good but not necessarily the most optimum. As 
the annealing progresses, it is sometimes the case that the solution will cross through 
the optimum solution while the temperature is still high and then move away from it. If 
the process is stopped prematurely before the annealer can move back to the optimum 
solution the final answer will not be as good as the previous answers. The log file gives 
the ability to scan all the previous solutions and select the best, even if it is not the final 
answer. 78 
Annealer { 
Initialization; 
for i = 0 to 10000 {  II do 10000 iterations 
call Metropolis routine;
 
increase i by M, the number of iterations performed;
 
decrease temperature, T = a*T;
 
increase next set of iterations, M = J3 *M;
 
} 
upon completion, scan log file for optimum answer 
t 
Initialization { 
read configuration file "annealer.cf'; 
set initial values: T = 1, a = 0.92, 
p  1.1, M= 50; 
erase old parameter files; 
generate new parameter files, based 
on initial values in configuration 
file; 
run HSpice to get initial solution; 
initialize then update log file; 
GetNewSoln 
for each parameter, generate a new 
value according to, 
, X = T C ran+  ,1_11- "old 
redo calculation if value is outside 
component limits; 
erase old parameter files; 
generate new files; 
run HSpice; 
parse output file and calculate new 
performance { Mean Gain, 
Std Gain, Mean AG/Af, 
Std A G/Af, Std A4 /Of, 
Mean Zin, Std Zin }; 
Metropolis { 
for m= 0 to M{ 
generate a new solution using 
GetNewSoln routine; 
compare new and old solutions, 
AE = CompareCost; 
accept new solution if AE > 0; 
if AE < 0 accept if,  AE 
rand[O, 1] < e" T 
otherwise reject solution; 
update log file; 
CompareCost { 
calculate relative improvement 
using appropriate equation, 
X new Xnid 
f  IXoldl 
IX oldlIXnewl 
f  IX old' 
IXold X t argetl  IXnew Xtargetl ftarget 
Ix old X target' 
multiply by weighting factors 
and sum result, 
AE  =  f n(AX) 
n 
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3.5  Computer Aided Optimization Summary 
The full integration of complex analog circuits is a difficult task, especially as 
circuits move to higher frequencies and their specifications demand higher perfor­
mance. Optimization is quickly becoming key to the ability to successfully design and 
fabricate these circuits. The accurate modeling of components, such as inductors and 
transistors, at RF frequencies can produce highly complex models. These models in 
turn can be very nonlinear in nature, leading to multidimensional optimization prob­
lems. Such problems cannot be effectively optimized manually or with conventional 
gradient-descent algorithms. However, the simulated annealing algorithm has proven 
itself in its ability to optimize problems such as these in many different areas. 
The application of simulated annealing to the problem of designing a fully inte­
grated distributed amplifier on a CMOS substrate was the focus of this chapter. Prob­
lems involving the design and modeling of inductors for use with the amplifier were 
studied first. Once sufficient inductor models were available, the focus was shifted to 
the design and implementation of a program which would implement the simulated 
annealing algorithm for the purpose of optimizing a distributed amplifier. The order of 
the circuit complexity was maintained by integrating HSpice into the optimization 
loop. Simulation results and the effectiveness of the resulting program will be studied 
in detail in the next chapter. 80 
Chapter 4. Simulation and Measurement 
This chapter will be divided into four main sections. The first section will be 
detailing design revisions due to insights offered by the simulated annealing program, 
as well as changes necessary due to the physical implementation. The physical imple­
mentation issues involve incorporating the package parasitics into the design to the 
extent possible, as well as accounting for additional layout issues, such as interconnec­
tion losses and inductors with underlying n-wells. 
Once these issues are taken into consideration, the second section details the 
final resulting designs. The simulation results for the designs will be given. The simu­
lated data for the gain and phase response, input/output impedance match, 1 dB com­
pression, 3rd order intercept, and noise figure will be shown. 
After the designs are finalized, the die layout is illustrated, along with the pack­
age and test board setup used for measurements. Finally, the last section will illustrate 
the measurement results for the amplifiers implemented in a 0.6 pm, 3-metal layer, dig­
ital CMOS process. These results will then be compared to the expected results from 
the simulation data. 
4.1	  Design Changes due to Simulated Annealing Results and Physical 
Constraints 
During a simulated annealing run, the independent variables in the amplifier 
design will be modified in such a way that they produce an improvement in the result­
ing performance. However, sometimes it happens that during this process an indepen­
dent variable will gravitate towards an unexpected value. These changes, while they do 
not always make sense initially, typically have some sort of underlying logic when 
viewed in retrospect. There were several such changes which occurred with the ini­81 
tially derived distributed amplifier design from Chapter 2.  It is interesting to note that 
the results when viewed in this context do not so much provide a final solution as they 
show a direction for improvement. 
Starting with the distributed amplifier design derived in Chapter 2, the compo­
nent variables were inserted as shown in Figure 4.1. As shown, there are 15 variables 
(L01, LG2L, LG3L, LG2R, LG3R, CGL, CGR, LD1, LD2L, LD3L, LD2R, LD3R, CDL, CDR, 
CD) in the circuit. Originally some constraints were put on the variables, making some 
of them dependent and some independent. For instance, to make the m-derived half 
sections, the component values for the sections were constrained to fit the equations 
shown in Figure 1.11 for the particular value of m. This was quickly shown to be a bad 
idea, since the parasitics associated with the components were large enough to deviate 
the resulting circuit from the m-derived specifications anyway. Therefore the compo­
nents in the m-derived half sections were changed into independent variables. 
Likewise, early attempts at using the simulated annealing program attempted to 
constrain the gate and drain line inductances to equivalent values. These constraints 
would apply to designs which did not employ the staggering technique. However, for 
the same reasons that staggering can be used to improve the amplifier response, allow­
ing the annealer to use different values for the gate and drain line inductances can 
improve the response. Therefore, later attempts allowed the gate and drain line induc­
tances to be independent variables. 
For the design shown in Figure 4.1, all of the variables were allowed to be inde­
pendent. To the first order then, the annealing program could be conceptualized as 
moving in a solution space with 15 dimensions. The problem is actually substantially 
more complex than that however, as each inductor model introduces 6 dependent vari­
ables which are nonlinear across both inductance and frequency, raising the complexity 82 
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level even further.  Despite the large order of the problem and the nonlinearities 
involved, the initial annealing run performed on the design produced a substantial 
improvement in performance and quite interesting, if unexpected, results. An example 
of a typical simulated annealing run is shown in Figure 4.2. For the given run, approx­
imately 3250 iterations were performed, and out of those about 1275 iterations were 
accepted. Figure 4.2 shows the changes in the mean value of the gain, and the standard 
deviation of the gain, for the accepted iterations. Figure 4.2a shows the improvement 
in the average gain over the 5 GHz bandwidth. Since the original gain response was 
negative over much of the bandwidth, the value starts out as a negative value. A large 
improvement in the gain is evident at the beginning, which is not unexpected since the 
initial performance was quite poor, however as the annealing procedure progresses it 
begins to taper off. The tapering effect occurs for two major reasons. The most obvi­
ous is that as performance improves, it becomes more and more difficult to realize fur­
ther improvements. However, it is also because as the annealing temperature cools, the 
component variations are made smaller, and therefore any performance changes are 83 
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likewise going to be smaller. Similar to the gain response, the standard deviation of the 
gain, shown in Figure 4.2b, decreases quickly at the beginning and less as the proce­
dure progresses. The decrease in the standard deviation indicates that the gain flatness 
is improved. The end result of the annealing is that both the gain value and its flatness 
are improved. This is more clearly evident in Figure 4.3, where the gain response is 
shown before and after the annealing procedure. 
While these improvements are good, a more interesting result can be seen by 
looking at how the annealer changed some of the parameter values. Shown in Figure 
4.4 are the component values for LD2R and LG2L from Figure 4.1, and how they varied 
over the annealing iterations. These components are the series terms in the m-derived 
half sections used to match to the source and load.  As the annealing procedure 
advanced, both the values seemed to gravitate towards 0.5 nH. As it turns out, due to 
modeling limitations, the value of inductance that the annealer was allowed to use had a 
fixed minimum value of 0.5 nH. Therefore, it becomes apparent that the annealer was 
effectively trying to minimize these component values to the extent possible. A curious 
behavior, and one which was not shared by the equivalent matching sections on the 
a)  b) 
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Figure 4.4 Inductance Changes in LG2L (a) and LD2R (b) During Simulated
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opposite sides of the gate and drain lines. Under close scrutiny however, this behavior 
is both easily understood and explainable. Consider the m-derived half section which is 
used to match to the load. For an integrated spiral inductor, a parasitic series resistance 
will be present, which is largely proportional to the size of the inductor. From the per­
spective of the last transistor in the drain line, any voltage which is transferred to the 
load will undergo a voltage division between this parasitic resistance and the load. 
Therefore, the presence of a series inductor with such a parasitic resistance will cause a 
drop in the amplifier gain, with the drop being proportional to the size of the inductor. 
With this in mind, it is clear that the annealer was trying to minimize this inductance 
value to minimize the impact on the gain. A similar case can be made for the series 
inductor between the gate line and the source. Therefore in this context, the annealer 
has shown that the performance can be improved by removing the m-derived half sec­
tions on the input and output of the amplifier. 
Likewise, another topology change can be made concerning the capacitance 
CD,  added to the drain line. Normally this capacitance is added to the drain line to 
adjust impedance matching, and phase synchronization with the gate line. As shown in 
Figure 4.5, the annealer reduced its value to very near zero, making it have little, if any, 
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Figure 4.5 Capacitance Changes in CD During Simulated Annealing Run 86 
effect.  It is likely the case that the parasitic capacitance of the drain line inductors 
make the extra added capacitance unnecessary.  Therefore, the capacitance CD was 
removed from the design. 
In addition to the design changes inspired by the simulated annealing results, 
there are some additional changes which are necessary due to physical packaging and 
layout issues. With regard to the packaging, changes are needed to account for the 
package parasitics, and to allow the annealing program to incorporate those parasitics 
into the design. Unfortunately, since the package parasitics are fixed in value, they will 
not necessarily integrate into the design satisfactorily. Nonetheless, their effects should 
be incorporated to the extent possible, to minimize their impact. 
The package used for this design is a small outline 16-lead flat DIP package. 
The parasitics were estimated and are given in Figure 4.6. Due to the layout of the lead 
frame, the corner pins exhibit slightly more lead inductance than the center pins.  In 
addition, the bond wires need to be longer to reach the lead frame contacts for the cor­
ner pins. Therefore, the center pins will be reserved for use with the high frequency 
input and output connections, while the corner pins will be used for the DC bias lines. 
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Another issue, which impacts the design, is the layout used for the inductors 
and interconnections. The inductors were previously determined in Chapter 3 to be 
implemented in Metal-3 only. Therefore, to facilitate the layout of the gate and drain 
lines, it was decided that wherever possible the interconnections would be done in 
Metal-3 also, using the same metal width as the inductors. This technique is ideal for 
the bulk of the gate and drain lines. However, the transistor gates must be connected 
through Metal-1, therefore wherever a connection to the transistor is required, a section 
must be included which shunts from Metal-3 through Metal-2 to Metal-1, and finally to 
the gate contact. This causes a concern that the interlying series of vias and metal con­
nections could potentially add some series resistance to the transistor gates. In addi­
tion, the interconnections exhibit the same type of high-frequency skin effects and 
substrate losses as the windings in the inductors. Therefore, there is a potential that at 
frequencies near cutoff, the series resistance of the interconnections in the gate and 
drain lines could be substantially higher than their DC values. Unfortunately the mod­
eling and inclusion of these effects is not possible during the design stage, as the layout 
has not been completed yet. Therefore to account for these effects to some extent, a 
series resistance can be inserted between the gate line and the transistor gate.  This 
resistance is a necessary inclusion in any event, as the level-39 (BSIM2) models do not 
include the effects of gate resistance. However, by increasing this resistance, effec­
tively lumping the series losses at the gate terminal, the interconnection losses can be 
partially accounted for. 
A final design change was made concerning the bias network. In order to fully 
integrate the design, it was desired to eliminate the RF choke used to bias the drain line. 
In order to do this, either an on-chip RF choke is required, or some other connection 
point is needed for the bias voltage. Since the drain line operates at an impedance level 
of 50 S2, an RF choke which appears as a large impedance, compared to 50 K2, at the 88 
lowest operational frequency is needed. Considering that the low frequency cutoff is 
500 MHz, this would require an inductance in the range of tens to hundreds of nH. In 
addition, the choke would have to retain its inductance characteristics over the full 5 
GHz bandwidth. Since this is currently not something that can be fabricated on the tar­
get CMOS process, this option cannot be used. A method of circumventing this prob­
lem is to connect the drain line bias on the opposite side of the left-hand terminating 
resistor, as shown in Figure 4.7. This technique has a couple of obvious disadvantages 
however. First, since the drain line has a static current flow, there will be a substantial 
amount of power dissipation in the terminating resistor. Secondly, the voltage drop due 
to the resistance will lower the voltage on the drain line, which can potentially limit sig­
nal swing. Both of these factors can be reduced by making the terminating resistor a 
smaller value, however the trade-off is that it disrupts the impedance match. While 
causing an impedance mismatch might seem to offer no benefit, it can in fact actually 
be used as a degree of freedom for controlling the low frequency gain. 
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4.2  Final Amplifier Design 
Implementing the design changes outlined in the previous section, the final 
topology is constructed as shown in Figure 4.8. Evident in the schematic is that the 
input and output matching sections have been removed, leaving only the package para­
sitics. The low inductance of the bond wire parasitics (0.75 nH) on the input and output 
is achieved through the use of a double bond between the bonding pads and the lead 
frame. Also note that the external RFC has been removed, and that the drain line bias 
network is now as shown in Figure 4.7. The left-side, drain line, terminating resistor 
has been changed from 50 Q to 20 Q. This reduced the power dissipation, increased the 
drain line voltage, and improved the flatness of the low frequency gain response. 
In addition, multiple further simulated annealing runs showed that the original 
device size of 309.9gm / 0.9iim was not able to achieve a +5dB gain at 5 GHz, due to 
the fact that the total capacitance of the gate line section was too high. The reason for 
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this was that the parasitic capacitance of the inductors put too much capacitance on the 
gate line, forcing a reduction in the device size. Therefore, the device was resized to 
2521.1m / 0.6ttm. By switching to the lower channel length of 0.6pm, the required gm 
could be obtained while subsequently reducing the gate capacitance. 
As mentioned previously in Section 3.4, for the final design there are now 8 
independent variables which include the gate line inductors and capacitors (Lm, LG2, 
LG3, CG), and the drain line inductors and capacitors (LDI, LD2, LD3, CD). Therefore, 
the order of the problem complexity has been reduced from the previous topology. In 
its place however, some constraints have been added. Most notably, the package para­
sitics, which are fixed in value, will be seen to have a significant impact on the resulting 
gate and drain line component values. The reason is due to the fact that the package 
parasitics cause an impedance mismatch at the input and output. The mismatch is quite 
significant, since the package parasitics are much different than the originally derived 
gate and drain line, inductance and capacitance values. As will be shown later, the 
annealing program will try to compensate for this effect. However, limits on the allow­
able inductance which can be achieved will constrain its ability to do so. 
One quantity discussed in the previous section, but not explicitly shown in Fig­
ure 4.8 is the gate resistance used. This parameter is needed to account for the gate 
resistance of the transistor as well as partially accounting for series losses in the gate 
line. Assuming a layout using 20 fingers, and the new gate dimensions as shown in 
Figure 4.8, then Equation 2.8 can be used to estimate the gate resistance. This leads to 
a gate resistance of 0.7 0. This value was increased by a few ohms to account for the 
effect of interconnection losses.  Since the layout was unknown at the time, it was 
decided to create two designs, one design using a normal estimate of loss, and another 
using a high estimate of loss. For the normal design a value of 4 S2 was used for the 
gate resistance, 0.7 CI as previously calculated, plus approximately 3 C2 added to corn­91 
pensate for interconnection losses. Since a single inductor of the size needed typically 
exhibits in the range of 6 to 10 S2 of series resistance, a value of 3 S2 of additional inter­
connection loss was not considered excessive. For the high loss case, a value of 8 SI 
was used for the gate resistance. This value is excessive, however it was used to estab­
lish a worst case design. An interesting result, which will be further illustrated later, is 
that despite these two substantially different values, the simulated annealing optimizer 
was able to obtain virtually the same performance for the two designs. This indicates 
the impressive ability of the procedure to obtain its goals. However, having loss data 
which was more accurate would likely improve the chances of obtaining favorable 
measurement results which agree with simulation. 
4.2.1  Final Design #1 
The first design used the normal loss estimate for the gate resistance. Using the 
new topology, the variables were initialized to values similar to those obtained after the 
initial simulated annealing run.  Once completed, several simulated annealing runs 
were performed during which the weighting coefficients for the cost function were 
adjusted. After the coefficients were set, a couple of final runs produced the optimized 
design shown in Figure 4.9. Each run required roughly 5000 iterations, with each iter­
ation taking about 20 seconds on an HP 712/100 computer. A run therefore took 
approximately 16-17 hours of simulation time. 
As mentioned in the previous section, the package parasitics had a significant 
effect on the resulting component values. Estimating the line impedance of the gate 
line using Equation 2.1b, and including the effects of the parasitic capacitance due to 
the inductors, a value of roughly 68 SI is obtained. Clearly this is significantly different 
than the 50 C2 originally desired. Even so, the performance can be shown to be 92 
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optimum using the derived component values rather than the original values. The rea­
son can be traced to the package parasitics which lie between the 50 51 source and the 
gate line. Lumping the package parasitics at the source together into a single L-C sec­
tion (2.75 nH, 400 fF), and applying Equation 2.1b, produces a value of roughly 83 SI 
It is speculated that the annealer was trying to make the gate line match an impedance 
of roughly this value, thereby eliminating the mismatch on the gate line side of the par­
asitics.  In order to do this, the inductance on the gate line would have to be signifi­
cantly raised to produce the proper LIC ratio. Unfortunately, an upper limit of 4.25 nH 
was set on the allowable range of inductance that the annealer was allowed to use. This 
is due to the fact that an inductor larger than 4.25 nH could not be guaranteed to work 
acceptably over the required 5 GHz bandwidth.  Therefore, due to this limit, the 
annealer was not allowed to raise the gate line inductance sufficiently to produce the 
value it desired. Instead it used the maximum value allowable. 93 
The drain line has a similar situation on the output, however due to the lower 
capacitance on the drain nodes, it was possible for the annealer to produce an ade­
quately sized inductor.  For the values shown, and taking into account the parasitic 
capacitances, the drain line impedance can be calculated to be approximately 75 SL 
Clearly this is much closer to the roughly 83 S2 given by the package parasitics on the 
output, which lends credibility to the previous speculation. 
For the components which originally made up the m-derived half section termi­
nations on the gate and drain lines, the situation is much less clear. Taking into account 
the parasitics, the half sections no longer resemble their original designs. Likewise the 
resulting values no longer conform to the equations depicted in Figure 1.11. The only 
conclusions that can be drawn are that the original values obtained from the equations 
were useful as initial values, and that the annealer has modified those values such that 
the performance is optimum given the cost function. 
The simulation results for this design are shown on the following pages. The S-
parameter response, illustrating the gain, input/output match, and reverse isolation, is 
shown in Figure 4.10, with the phase shift of the forward gain shown in Figure 4.11. 
The resulting gain response is +6.5 dB with a +/-1.2 dB flatness from 0.5 to 5.5 GHz. 
The simulated 1dB compression at 2.5 GHz is shown in Figure 4.12. For the signal at 
2.5 GHz, the input referred 1dB compression point is at +4.0 dBm. The third-order 
intermodulation is shown in Figure 4.13. The 11P3 point is extrapolated to be about 
+13.7 dBm. The noise figure for the amplifier is shown in Figure 4.14. The simulated 
noise figure is obtained from HSpice using the method given in [33]. The analytic 
noise figure is obtained using the technique outlined in [9], which assumes phase 
matched, lossless gate and drain lines. The discrepancy between the two is most likely 
due to the attenuation present in the lines, which the analytic technique does not 
account for, as well as the extra noise introduced by the lossy inductors. 94 
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4.2.2  Final Design #2 
The same optimization procedure was used for the second amplifier, with the 
difference being that the gate resistance was set at a higher value, as previously 
described. Interestingly enough, as will be shown in the following simulation results, 
the performance difference between the two designs is relatively minimal. This is a 
surprising result given that gate resistance is a dominant loss factor in distributed 
amplifiers.  It indicates the ability of the optimization procedure to meet its design 
goals, as given by the cost function, despite the circuit losses. 
The resulting design showed the same type of alterations to the component val­
ues as the previous design. The final resulting amplifier schematic for the second opti­
mized design is shown in Figure 4.15. Interestingly however, the optimizer settled on 
matched values for the gate and drain line primary inductors. It is speculated that this 
8 97 
may have been an attempt by the annealer to use the rising gain characteristic near cut­
off to balance the extra attenuation due to the increased gate resistance. As shown by 
Sarma [7], lines which are matched, and hence phase synchronized, will show a more 
pronounced rise in the gain characteristic near cutoff than lines which are staggered. 
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Figure 4.15 Final Design #2 
The following figures show the performance of the second amplifier design. 
The S-parameter response is shown in Figure 4.16, along with the phase response of the 
gain shown in Figure 4.17. The gain response of this design is +6.5 dB with a +/-1.5 
dB flatness from 0.5 to 5.3 GHz. As evident, this response is virtually identical to the 
previous design. It has only a slightly lower bandwidth and higher variation in the gain. 
The input referred 1 dB compression point was simulated to be +2 dBm as shown in 
Figure 4.18. The third-order intermodulation is shown in Figure 4.19, with the extrap­
olated 11P3 point at +15.1 dBm. Finally, the analytic and simulated noise figure is 
shown in Figure 4.20. 98 
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Figure 4.20 Simulated Noise Figure for Amplifier Design #2 
4.3  Design Layout and Packaging 
The die layout was performed using Mentor Graphics IC Station software on an 
HP 712/100 computer. The layout objective was to have both amplifier designs as well 
as some test structures on the same die. In addition, to facilitate measurement flexibil­
ity, it was desired to have both amplifier layouts configured such that they could be 
bonded to a larger package, or directly probed using a probe station. To increase the 
flexibility even more, the probe pads were designed to accept either ground-signal or 
ground-signal-ground probes of any pitch size from 6 to 10 mils. The technology used 
for implementation is a 3 metal layer, single polysilicon layer, 0.5 p.m CMOS technol­
ogy with a linear capacitor option. 
The final layout is illustrated in Figure 4.21, with the annotations indicating the 
various sections of the die. As indicated, the final die layout contains two amplifiers, 101 
one transistor test structure, two inductor test structures, and two calibration pads. The 
transistors use a layout consisting of 20 fingers, each 12.6 tm wide by 0.6 tm long, for 
a total gate size of 252 gm by 0.6 gm. The transistor test element, shown as Section C 
in Figure 4.21, also uses an identical structure. Not directly shown in Figure 4.21 for 
clarity reasons, all the spiral inductors on the die utilize underlying patterned N-well 
structures as shown in Figure 4.22. These N-wells are used for several reasons. One is 
that they act to block surface currents from flowing directly under the inductor, effec­
tively raising the bulk resistivity to a degree, and thus improving the quality factor 
somewhat. In addition, they also serve to lower the inductor's parasitic capacitance, 
thereby raising its self-resonance frequency. The addition of a bias voltage connection 
to the n-wells also allows some degree of freedom over these factors as well. 
Unfortunately due to design layout rules concerning the pads, only the center 
pad of the ground-signal-ground probe pad structures met the criteria for wire bonding. 
This resulted in some duplication of the ground pads in the amplifier layouts to facili­
tate die to package bonding. The calibration structure shown in Section B of Figure 
4.21 corresponds to the structures used on the amplifier layouts. The center pad of this 
structure consists of both a Metal-2 and Metal-3 layer, which is a requirement for bond­
ing purposes. However, the calibration pads shown in Section F in Figure 4.21 have a 
Metal-3 only center pad. This one corresponds to the pads used on the inductor and 
transistor test structures. 
Also to note about the layout is that the bond pads corresponding to the N-well 
connections lie on the opposite sides of the layout than the amplifiers to which they 
connect. To minimize pin-to-pin coupling in the external package, it was desired to 
have at least one unused connection between the amplifiers input/output and any of its 
DC bias lines. In order to do this, the well connections were reversed. This will be evi­
dent in the bonding diagram which is illustrated later. 102 
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Figure 4.22 Inductor Spiral (a) with Underlying N-Well Pattern (b) 
The external package that was used for the design was a 16-lead, small-outline, 
DIP style flat package. The package was ceramic, with gold-plated leads and die attach 
pad. The die was connected to the attach pad using electrically conductive epoxy. This 
allowed the ground inductance from the package to the die to be lowered, by using four 
downbonds in parallel with the four direct bonds to the die's ground pads. In addition, 
the inductance on the input/output connections was lowered through the use of double 
bonds. The complete bonding diagram is shown in Figure 4.23. 
For external testing, the package was connected to a test board as shown in Fig­
ure 4.24. The test board was manufactured out of 20 mil thick R04003 Duroid, which 
has a dielectric constant of 3.38 and a loss tangent of 0.002 at 10 GHz. Series 50 pF 
chip capacitors were placed on the input/output lines to provide DC isolation for the 
amplifier. 104 
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Figure 4.24 PCB Test Board 105 
Following are some photographs of the test board, package, and die.  Figure 
4.25 shows the package with and without the die mounted and bonded. Figure 4.26 
shows the complete test board, with the package, SMA connectors, and DC bias wires 
attached. Finally, Figure 4.27 is a die photograph with the same orientation as shown 
in Figure 4.21. Clearly visible are the two amplifiers, test structures, and calibration 
pads. 
fu 
Figure 4.25 Package With (R) and Without (L) Die (Pin #1 in Lower-Left Corner) 
Figure 4.26 Complete PCB Test Board with SMA Connectors and DC Bias Lines 106 
Figure 4.27 Die Photograph 107 
44  Measurement Results 
Measurement results for the two amplifiers are given in the following sections. 
S-parameter measurements were obtained for both amplifiers using two techniques. 
The two-port S-parameters were obtained over a frequency range of 500 MHz to 8 
GHz. One technique used wafer probing, with the gate and drain line bias voltages 
being applied directly at the input and output port, respectively. The die was tested on 
a probe station connected to a 40 GHz HP 8722C network analyzer. The N-wells were 
allowed to float during this testing. The other technique utilized the packaged dies 
mounted on the test boards. The network analyzer was connected to the test boards via 
SMA connectors, and the individual bias voltages were applied to their associated con­
nections as shown in Figure 4.24. Unfortunately, certain aspects of the test board had 
an adverse effect on some of the measurements. These aspects, and their impact on the 
results, will be discussed in more detail in the chapter summary. 
In addition to the S-parameter measurements, noise figure measurements were 
obtained for both amplifiers. The measurements were performed using an HP 8970B 
noise figure meter. Unfortunately, equipment availability only allowed the measure­
ments to be performed on the test board configurations, and not the probed amplifiers. 
The frequency range tested was from 500 MHz to 2 GHz in 100 MHz increments. 
Finally, 1dB compression points were measured for the second amplifier. Since 
it is such a wide bandwidth amplifier, the 1dB compression was measured at 5 different 
frequencies (1 GHz, 2 GHz, 3 GHz, 4 GHz, 5 GHz). 108 
4.4.1  Measurements for Amplifier Design #1 
The measurement results for amplifier design #1 are shown in Figures 4.28 to 
4.34.  The bias conditions and associated current and power draw are summarized 
below in Table 4.1. 
Table 4.1: Measurement Bias Conditions for Amplifier Design #1 
Gate  Drain  Drain  Power Measurement 
Voltage  Voltage  Current  Dissipation Type 
(V)  (V)  (mA)  (mW) 
Simulation  0.95  3.0  24.2  72.6 
Probed  0.95  3.0  28.5  85.5 
Probed  1.00  3.0  33.9  101.7 
Probed  1.10  3.0  46.3  138.9 
Test Board  0.95  3.0  16.4  49.2 
Test Board  1.00  3.0  20.7  62.1
 
Test Board  1.10  3.0  31.3  93.9
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Figure 4.28 Measured Noise Figure for Amplifier Design #1 on Test Board 109 
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Figure 4.30 Probed Phase Shift Measurements of S21 for Amplifier Design #1 110 
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Figure 4.31 Measured S-Parameter Response for Amplifier Design #1 on Test 
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Figure 4.32 Measured Phase Shift of S21 for Amplifier Design #1 on Test Board 111 
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4.4.2  Measurements for Amplifier Design #2 
The measurement results for amplifier design #2 are shown in Figures 4.35 to 
4.40.  The bias conditions and associated current and power draw are summarized 
below in Table 4.2. 
Table 4.2: Measurement Bias Conditions for Amplifier Design #2 
Gate  Drain  Drain  Power Measurement  Voltage  Voltage  Current  Dissipation Type 
(V)  (V)  (mA)  (mW) 
Simulation  0.95  3.0  22.9  68.8 
Probed  0.95  3.0  27.8  83.4 
Probed  1.00  3.0  34.6  103.8 
Probed  1.10  3.0  47.0  141 
Test Board  0.95  3.0  19.6  58.8
 
Test Board  1.10  3.0  36.1  108.3
 
cu 
4 
on
 
ct 
2 
0 
0.5  1  1.5 2 
Frequency (GHz) 
Figure 4.35 Measured Noise Figure for Amplifier Design #2 on Test Board 113 
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Figure 4.36 Probed S-Parameter Measurements for Amplifier Design #2 
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Figure 4.37 Probed Phase Shift Measurements of S21 for Amplifier Design #2 
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Figure 4.39 Measured Phase Shift of S21 for Amplifier Design #2 on Test Board 115 
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Figure 4.42 Probed 1dB Compression Measurements at 1 GHz for Amplifier 
Design #2 
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Figure 4.43 Probed 1dB Compression Measurements at 2 GHz for Amplifier
 
Design #2
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Figure 4.44 Probed 1dB Compression Measurements at 3 GHz for Amplifier 
Design #2 
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Figure 4.45 Probed 1dB Compression Measurements at 4 GHz for Amplifier 
Design #2 118 
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Figure 4.46 Probed 1dB Compression Measurements at 5 GHz for Amplifier 
Design #2 
Table 4.3: Summary of Measured 1dB Compression for Amplifier Design #2 
Input Referred Frequency 
1dB Compression (GHz) 
(dBm) 
1  6.0 
2  6.5 
3  7.0 
4  7.5 
5  8.8 
10 119 
4.5  Simulation and Measurement Summary 
As shown in the previous chapters, analytic design means are insufficient for 
obtaining the high bandwidth, flat gain response desired for the amplifier. The goal of 
the simulated annealing optimizer was to improve the performance of the amplifier by 
incorporating parasitic effects into the design.  In the first few simulated annealing 
runs, the optimizer was able to make dramatic improvements to the performance of the 
initial analytic design when using realistic inductor models. By observing the compo­
nent changes that it made over the course of the simulation run, some insights were 
obtained regarding components which were unnecessary to the design or which actu­
ally degraded the performance. This led to revisions in the topology which incorpo­
rated these changes, as well as accounting for package parasitics and bias network 
modifications. 
The resulting topology was optimized to produce two different designs, each 
using a different value of gate resistance in an attempt to account for any interconnec­
tion losses which were otherwise not included in the simulations. One design used 
straightforward calculations and assumptions to establish a "normal" estimate for the 
gate loss. The other design used an inflated value of gate resistance to account for more 
of a "high loss" case. Interestingly, the optimizer was able to achieve virtually identical 
simulation results for both designs. 
Once the designs were completed, they were transferred to a layout, and 
arranged together. In addition to the amplifiers, additional structures were added to the 
layout for purposes of calibration and component testing. To facilitate measurements, 
the layout was done such that it could be either probed or bonded out to an external 
package. For the packaged versions, a printed circuit test board was also created. Once 
the designs were fabricated, they were assembled on the test boards. 120 
Both amplifier designs were measured via probing as well as on the printed cir­
cuit boards. For the probed amplifier design #1, the forward gain was measured to be 
+6.1 dB with a +/-1.3 dB flatness from 500 MHz to 4 GHz, and a unity gain frequency 
of 5.4 GHz. These values show good correlation to the simulated results. The phase 
response of the gain shows good linearity with a slightly convex curvature. The input 
reflection coefficient S11 has a worst case value of -5.5 dB at 4 GHz, and generally is 
about -10 dB or better over most of the bandwidth. The output reflection coefficient 
S22 has a value of -10 dB or better over the entire bandwidth, and the reverse isolation 
S12 is -19 dB or better over the entire bandwidth as well. At a gate bias of 0.95 V and a 
drain bias of 3.0 V, the amplifier dissipated 85.5 mW. 
For the design on the printed circuit test board, the performance is substantially 
worse. The decrease in performance can be attributed to several factors. As evident in 
the figures, there is a 1.7 dB drop in the gain around 1 GHz. Since this drop is not 
apparent in the amplifiers which were probed, it is believed to be an artifact of the test 
board design. In addition, the test board measurements exhibit an overall lower gain. 
This is believed to be caused by the additional drop in voltage, and current, on the drain 
line, due to the biasing network associated with the package measurements. For the 
probed measurements, the drain line bias was applied directly on output port, thereby 
eliminating the voltage drop associated with the integrated bias network. The most sig­
nificant drop in the gain, however, occurs in the 4 to 5 GHz range. This large drop in 
gain between the probed amplifiers and the test board amplifiers is due to the ground 
inductance associated with the packaged version. Ground inductance is estimated to be 
on the order of 1 nH for the packaged dies. This causes a substantial feedback effect 
which reduces the gain at high frequencies. When included in simulations, this effect is 
evident as well. Unfortunately, the effect is too large for the optimizer to compensate 121 
for it. The only way to eliminate the effect would be to switch to a balanced amplifier 
design. 
The results for amplifier design #2 showed even better performance than the 
first design. It is speculated that this is due to the fact that it was designed for a higher 
loss case, and that the losses near cutoff were indeed higher than expected. The for­
ward gain was measured to be +6.5 dB with a +/-1.2 dB flatness from 500 MHz to 4 
GHz, and a unity gain frequency of 5.5 GHz. The input reflection coefficient S11 has a 
worst case value of -7.0 dB at 4 GHz, and generally is about -10 dB or better over most 
of the bandwidth. Similar to the first design, the output reflection coefficient S22 has a 
value of -10 dB or better over the entire bandwidth. In addition, the reverse isolation 
S12 is -20 dB or better over the entire bandwidth. For the same bias conditions as 
design #1, with a gate voltage of 0.95 V and a drain voltage of 3.0 V, the amplifier dis­
sipated 83.4 mW. 
The results of test board measurements for design #2 are similar to results of the 
first amplifier.  Interesting to note are that the input and output match are actually 
improved for the test board designs. However, this may in part be attributed to addi­
tional losses incurred by the test board, and not necessarily improvements in the quality 
of the match. 
As shown in the figures, the amplifiers were tested at a variety of gate voltages. 
In all cases, increasing the gate voltage beyond the design value offered a slight 
improvement in the forward gain response, with little effect on the input/output match 
or reverse isolation. The trade-off for the slight improvement in gain was a significant 
increase in power dissipation. It was determined from this that the amplifiers are best 
operated at their design voltage levels. 
Averaging the noise figure results over the bandwidth indicates a value of +7.2 
dB for design #1, and +6.86 dB for design #2. These numbers are about 2 to 3 dB 122 
higher than the simulated results. A legitimate reason for this is that the lossy mono­
lithic inductors will have undoubtedly increased the noise figure over what higher qual­
ity inductors could have achieved.  Incorrect modeling of the inductors in the 
simulations could have resulted in artificially low noise figure results. However, since 
the measurements were only able to be obtained from the amplifiers on the test boards, 
and due to the gain reductions due to the previously noted problems with the test 
boards, it is believed that the measured results may in fact be a bit inflated from the 
actual noise figure of the amplifier itself. Many of the measurements occur around 1 
GHz which, as previously stated, is where a significant drop in the gain is evident. This 
would have caused a subsequent drop in SNR. Nonetheless, the measured numbers are 
well within the realm of previously published results for distributed amplifier noise fig­
ures. 
Finally, the 1dB compression measurements, taken on amplifier design #2, 
show the interesting result that linearity actually improves with frequency. It is specu­
lated that the reason this happens is because with increasing frequency the line attenua­
tion increases, and hence the signal applied to the transistor gates will be smaller. The 
smaller signal does not drive the transistors into nonlinear regions, and thus the linear­
ity and 1dB compression point improve. 
The specifications of the two amplifier designs are summarized in Table 4.4 
below. To conclude, the next chapter will summarize the project and offer suggestions 
as how to the optimization procedure might be improved, both in general and with 
respect to the future design of distributed amplifiers. 123 
Table 4.4: Simulation Versus Measured Result Summary; 
Gate Bias 0.95 V, Drain Bias 3.0 V 
Design #1  Design #2 
Forward Gain, S21  +6.5 dB  +6.5 dB 
Gain Flatness  +/-1.2 dB  +/-1.5 dB 
Unity Gain Freq.  5.5 GHz  5.5 GHz 
S111  -7 dB  -5.5 dB 
Simulated  -10 dB  -8 dB S221 
-14 dB  -16 dB S121 
Avg. NF2  +4.8 dB  +5 dB 
Input 1dB Compression  +4 dBm  +2 dBm 
Input IP3  +13.7 dBm  +15.1 dBm 
Power Dissipation  70 mW  72.6 mW 
Forward Gain, S21  +6.1 dB  +6.5 dB 
Gain Flatness  +/-1.3 dB  +/-1.2 dB 
Unity Gain Freq.  5.4 GHz  5.5 GHz 
Sill  -5.5 dB  -7 dB 
Measured  5221  -10 dB  -10 dB 
-19 dB  -20 dB S121 
Avg. NF2  +7.2 dB  +6.86 dB 
Input 1dB Compression  N/A  +6 dBm 
Power Dissipation  85.5 mW  83.4 mW 
1. Indicates worst case value from 0.5 - 4 GHz. 
2. Indicates average from 0.5  2 GHz. 124 
Chapter 5. Conclusion 
As electronic systems continue to utilize higher operational bandwidths and fre­
quencies, the ability to produce the high performance circuitry required becomes more 
and more difficult. The problem is compounded by the fact that economical demands, 
as well as issues such as portability, require that systems be moved into higher states of 
integration. This necessitates the need to integrate circuitry such as RF analog system 
blocks on low-cost substrates more suited to digital circuitry, such as digital CMOS. 
Integrating these types of systems on substrates such as CMOS can lead to substantial 
technical problems. This is particularly true for components such as inductors, which 
play a prominent role in RF analog design. The highly doped substrate of modern dig­
ital CMOS processes can cause significant deterioration in the quality of integrated pla­
nar inductors. 
The goal of this thesis was to investigate ways of overcoming these technical 
difficulties, and apply the resulting techniques to the practical design of a fully inte­
grated CMOS distributed amplifier. Distributed amplifiers are inherently wide band­
width amplifiers which rely heavily on inductive structures.  As such, they have 
historically been very difficult to integrate on substrates such as CMOS. To date, there 
has been only one previously reported CMOS implementation of a distributed amplifier 
[2]. This feat was achieved by circumventing the problems associated with monolithic 
inductors, and instead using package inductance in its place. This technique however 
does not form the basis for a wide variety of designs, as it places substantial restrictions 
on package and pin usage, as well as available inductance values. The approach used in 
this thesis was to utilize only on-chip monolithic inductors for the design.  The 
unavoidable package inductance associated with the packaged die was incorporated 
only to the extent necessary to minimize its impact. 125 
With these general goals in mind, design specifications were created for an 
amplifier which would push the boundaries of what is currently attainable on a digital 
CMOS process. It was crucial to the design that the process in no way be modified to 
accentuate the amplifiers performance.  Therefore, the process used was a standard 
0.511m, 3-metal layer, CMOS process, with a linear capacitor option. The specifica­
tions were to create an amplifier with an ideally flat voltage and power gain response of 
+5 dB or better, with a 500 MHz to 5 GHz bandwidth. The input and output were to be 
matched to 50 S), and the phase response was to be as linear as possible over the pass-
band. The amplifier was required to work in a low voltage environment, using single 
polarity supplies of not more than +3V. 
The design began by reviewing analytic techniques discussed in previous litera­
ture for design and optimization of an ideal distributed amplifier. Once a topology was 
selected, analytic techniques were used to construct an amplifier which met the specifi­
cations using ideal components. However, when more realistic models were used in 
the design, the associated parasitics caused a significant degradation in performance. 
In order to get the performance to meet the specifications, a method was needed 
which would incorporate the parasitic effects into the design, thereby eliminating the 
parasitic nature of them. In order to accomplish this, it was decided to use an optimiza­
tion technique known as simulated annealing. Simulated annealing is widely known 
for its ability to optimize large multi-dimensional problems, and as such is well suited 
to this design problem. Since a distributed amplifier has such a high bandwidth, special 
attention was needed for the inductor models. Over the frequency band in question, the 
characteristics of a monolithic inductor can change quite substantially. A method was 
developed which allowed the generation of reasonably accurate inductor models on-
the-fly for use by the optimizer. 126 
It should be noted that a fundamental difference between this implementation 
and previous implementations of the algorithm to analytic circuit design is that in this 
case the focus is on using the algorithm to integrate and/or eliminate parasitic effects. 
Previous implementations were on using the algorithm to optimize a topology based on 
ideal components. Unfortunately, that approach results in designs which do not correct 
for the performance degradation due to parasitics. 
The optimization algorithm was customized to the task of creating a distributed 
amplifier which met the design goals. The algorithm evaluated performance criteria 
based on the amplifiers gain, phase, and input matching characteristics.  Weighting 
coefficients were set such that the primary emphasis was on the magnitude, bandwidth, 
and flatness characteristics of the gain response.  Assuming two loss cases for the 
design, the simulated annealing optimizer was able to generate two optimized designs. 
Surprisingly, the performance difference between the two designs was relatively mini­
mal. These resulting designs were then placed into a layout, and fabricated in the stan­
dard CMOS process described earlier. 
The resultant parts were tested using both direct probing of the die, as well as 
measurements on the packaged versions. To a large extent, the simulation and mea­
surement results for the probed amplifiers agree within the realm of accepted tolerance. 
Obviously the quality of available inductor and transistor models had an impact on the 
resulting differences between simulation and measurement results.  The amplifier 
designed assuming a high loss case showed a gain response of +6.5 dB with a flatness 
of +/- 1.2 dB from 500 MHz to 4 GHz. The phase response was highly linear with only 
a slightly convex curvature over frequency. Measurements of S11, S22, and S12 showed 
responses which were generally better than their simulated counterparts. For the pack­
aged amplifiers, the performance was understandably lower. It is believed that the per­
formance decrease is largely due to issues involving characteristics of the test boards 127 
and packages, and not due to any inherent design problem with the amplifiers them­
selves. 
These results represent the first successful implementations of fully integrated 
distributed amplifiers on CMOS, without the use of any special processing techniques 
or bondwire inductances. The role of the simulated annealing optimizer in this process 
was critical to the success of the design. The large multi-dimensional nature of the 
design problem is such that it is virtually impossible to optimize using any sort of man­
ual technique or simple automated algorithm. The ability of the simulated annealing 
algorithm to conditionally accept worse solutions was found to be essential to the abil­
ity of the optimizer to reach a successful design solution. 
Building on the success of this project, there are several areas which could still 
use improvement for potentially future designs. One of the major drawbacks associ­
ated with simulated annealing is the long run times required for simulations. Consider 
that for this project, despite that some simulations had upwards of 15 independent vari­
ables, the overall circuit was quite small, and an individual simulation run required lit­
tle time (approximately 20 seconds per iteration, on an HP 712/100). Larger circuit 
topologies, even with less variables, could use considerably larger amounts of time to 
successfully optimize. There have been several recent papers discussing methods for 
parallelizing this procedure [30]-[32].  If successfully implemented, these methods 
could offer a significant reductions in simulation time. 
Another area which could be improved is the fact that this algorithm was lim­
ited to modification of passive component values only. Biasing conditions and active 
device sizes were restricted to their analytic design values, or values determined 
through basic manual optimization. To a degree this is necessary, as the fixed points act 
as pivots around which the rest of the design will optimize. However, if the entire 
design could be optimized then it might lead to even higher performance solutions. 128 
With respect to future distributed amplifiers on CMOS, it is believed that a bal­
anced design might achieve higher performance than possible with the single-ended 
designs pursued in this project.  It would eliminate the problems associated with the 
package ground inductance, and using transformer techniques such as the ones in [15], 
it could lead to even further benefits. Appendix A shows a topology and brief review 
on such a design. 
The progression towards higher states of integration on low cost CMOS sub­
strates is a trend that will likely continue for the foreseeable future. CMOS processes 
will undoubtedly continue to improve to enhance such integration, however it is 
unlikely that they will be able to provide components devoid of parasitics. RF analog 
circuits that require components such as inductors, which are highly subject to such 
parasitics, will result in ever more difficult design problems. The simulated annealing 
technique illustrated here provides one possible tool to aid in the design process. It has 
been shown to be effective in the implementation of a wide bandwidth distributed 
amplifier on a CMOS process. Such a design was previously thought to be difficult, if 
not impossible to achieve. However it has been shown that by incorporating parasitics 
into a design, dramatic improvements in performance can be realized. It is speculated 
that as computational power increases and becomes more readily available, techniques 
such as this will become increasingly effective in their ability to optimize ever larger 
design problems. 129 
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Appendix A. Differential Distributed Amplifier Review 
There are several practical reasons for pursuing a differential version of a dis­
tributed amplifier. A differential variant would be immune to the source degeneration 
effect of parasitic ground inductance, and thus would yield higher performance at high 
frequencies. In addition, it would have much improved rejection of power supply noise 
and any other common mode noise sources. The differential circuit however would not 
be without drawbacks. The purpose of this appendix is to lightly explore the obvious 
and not-so-obvious trade-offs involved in such a design. 
The first step is to generate a basic differential topology of a distributed ampli­
fier. For simplicity, the input and output impedances will be considered to be equiva­
lent in value.  Using the single-ended circuit as the basis for a half-circuit, the 
differential circuit can be constructed as shown in Figure A.1. In this case, the transis­
tors in each section have been coupled to form a differential pair. The circuit can be 
thought of as a series of differential pairs coupled via inductors at their respective gate 
and drain nodes. The overall circuit forms an 8-port device, with 4 of the ports being 
terminated in their line impedances. The two ports common to one side of both gate 
lines serve as the input, and the two ports common to the opposite side of both drain 
lines serve as the output. In Figure A.1, m-derived half-sections are added to the ends 
of the lines to improve the quality of the line impedance matches. 
Knowing the gain of the single-ended circuit, the gain of the differential circuit 
can be derived by inspection. It can be seen that since the common terminals of the dif­
ferential pairs act as AC grounds, the half circuits match exactly that of the single-
ended circuits described previously. The single-ended voltage gain is given by, 
N gm yout  LD -NO = Av =  e  (A.1) 
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Looking at the low-frequency value, and neglecting the phase term, the equation can be 
rewritten, 
N goi Zo 
(A.2) lAvl low  2 
where Z, represents the line impedance, which is one-half of the desired input/output 
impedance. This value represents the low-frequency gain magnitude for one side of the 
differential amplifier. However, since only one-half of the input signal is applied to 
each side, and one-half of the output is taken from each side, summing both sides 
results back in Equation A.2. Thus, Equation A.2 in fact represents the overall ampli­
fier gain magnitude. 
The fact that the gain is directly dependent on the line impedance, Zo, is an 
important one. Due to the differential nature of the input, the line impedances of the 
differential circuit must be equivalent to one-half of the desired input/output imped­
ance. For example, if a 50 C2 input impedance is desired, the gate line impedances must 
be set to 25 SL Thus, for a differential amplifier with a given cutoff frequency and 
input/output impedance, a larger gm (2x larger) will be required to produce the same 
gain as the corresponding single-ended circuit. This will require a higher current draw 
and therefore larger power dissipation for the differential circuit. 
Despite this obvious drawback, there are many advantages which still make a 
differential circuit worthwhile. One of the most significant is the previously mentioned 
immunity to ground inductance. This makes a differential version much more attrac­
tive for a packaged amplifier, as minimizing the ground inductance becomes irrelevant. 
The lower line impedances have a not-so-obvious advantage as well. Since the line 
impedance is given as the ratio  , a lower line impedance implies a lower value 
for L. For an integrated amplifier on a technology such as CMOS, smaller inductance 136 
values are particularly attractive since they can be fabricated easier, and generally 
exhibit higher quality factors. The smaller inductances required will have less inherent 
parasitics, such as series resistance.  This lower series loss could in turn allow for 
amplifiers with a larger number of sections.  In addition, smaller inductance values 
open up possibilities for higher line cutoff frequencies, and thus wider bandwidth 
amplifiers. 
A couple practical advantages can also be observed due to the differential 
nature of the circuit at the bias voltage connections on the gate and drain lines. The 
bias voltage connections act as AC ground nodes, and thus the large capacitances nec­
essary to provide the AC ground at these nodes on the single-ended amplifier, are in 
fact completely unnecessary. The elimination of these large capacitors results in a large 
reduction in required die area.  In addition, if the drain line bias voltage is applied 
directly to the drain line as shown in Figure A.1, the resistance between the bias con­
nection and the drain line will be one-half of the value which would normally be used 
for a single-ended amplifier. This results in less bias voltage and power loss across this 
resistance. Thus, the drain line voltage will be higher, and will allow for larger signal 
swing. 
Area wise, the differential circuit will likely occupy a larger area than the sin­
gle-ended version. However, this is partially offset by the elimination of the capacitors 
and the smaller L-values required. An interesting variation which could offer signifi­
cant benefits would be to use a technique such as the one in [ 15], with cross-coupled 
transformers instead of inductors in the gate and drain lines. This is illustrated in Fig­
ure A.2.  Although not explicitly shown, the termination half-sections could also be 
implemented with transformers.  Performance wise, such an implementation could 
offer improvements in the common-mode noise rejection. As far as implementation, Drain
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transformers have been shown to offer improvements in the resulting inductance qual­
ity factors as well as reductions in the die area required [15]. 
To validate the design, a simple ideal circuit will be derived and simulated. In 
order to contrast this design to the previous single-ended design, the same specifica­
tions will be used. Using the same basic procedure as that used for the single-ended 
amplifier, the first step is to derive the L and C values for the drain lines. The equations 
for cutoff frequency and line impedance are, 
fc= 
1 z=  FL=  (A.3 a,b)
C 4LC 
To match to a 50 C2 input and output impedance, the lines must be designed for an 
impedance of 25 Q. Setting Z, to 25 II and fc. to 5 GHz gives the following, 
5 x 109 = 
1  Ld = 
1  (A.4)
Tc,Cd  d  9 2 F C d(ir  5 x 10 ) 
Ld 
25 =  Ld = 252 Cd  (A.5) 
Solving Equations A.4 and A.5 gives, 
Ld = 1.592nH  Cd = 2.546pF 
Comparing Ld and Cd to the numbers for the single-ended amplifier, it can be 
seen that the new Ld is one-half the old value, and the new Cd is twice the old value. 
This result is intuitively obvious, as it preserves the cutoff frequency, while making the 
line impedance one-half of its previous value. Now that the drain line component val­
ues are known, the gate line values can be derived given the staggering factor. Once 
again, an initial value of 0.7 will be used for the staggering factor. This produces, 
Lg = 1.114nH  Cg = 1.783pF 139 
The gate area can be derived from Co. Assuming an oxide thickness of 100 
angstroms, and a gate capacitance of roughly 3.5 fF/1.1m2, the gate area is, 
1.783pF  509.3µm2  (A.6)
3.5f F/iim
2 
To maintain consistency with the previous design, this design will use 4 sec­
tions as well (N = 4). Using the previously derived equation for the low-frequency dif­
ferential voltage gain, the required gm for a +5 dB gain can be found as follows, 
4  25 105/2° =  gm = 35.6mS  (A.7)
2 
Note that as predicted, this value of gm is twice that required for the single-ended 
amplifier. This is one of the primary drawbacks of the differential design. From the 
required gm, the device's current draw can be derived as, 
2 ID  g  (Vgs (V V ) 
a = I  m  (A.8) " (V  V t) D  2 
Setting (Vgs-Vt) to 0.3 V gives, 
ID = 5.33mA 
From this result, the ratio of WIL for the devices can be derived as, 
1  W  2 W  2 ID 
ID = 21.1,Cox y(Vgs V t)  (A.9) )2 L p Cox(Vas 
Substituting in the previous values for ID and (Vos-Vd, and knowing that for the CMOS 
process in question p.Cox/2 =  18211A/V2, it follows that, 
W/L = 325.7  (A.10)
 140 
Combining Equations A.6 and A.10, and solving for W and L gives, 
W L = 509.31,tm
2  W/L = 325.7  (A.11a,b) 
W = 407.3pm  L = 1.25p.m 
Since the process uses a lambda value of 0.3 gm, the channel length must be quantized 
to 1.2 pm resulting in, 
W = 424.5pm  L = 1.2tim 
This finalizes the basic component values for the two half circuits. Since the 
current source transistors for each differential pair will be sinking twice the current of 
each half, the device width simply needs to be doubled for those transistors. As far as 
bias voltages, since Vt is roughly 0.7 V, the current source bias voltage needs to be 
about 1 V, either set explicitly or with the aid of a current mirror. The gate bias should 
be set to (Vt+2VDsat), which is roughly 1.3 V. Additional components, such as the m-
derived half-section terminations, will have their values set in an identical fashion to 
the methods used for the single ended amplifier (refer to Figure 1.11). 
Constructing the circuit using the derived values and performing an initial sim­
ulation showed that the gm and gate capacitance were a bit low. Switching the devices 
to a smaller channel length of 0.9 pm and increasing the resulting width slightly to 600 
gm improved the results. Extra capacitance was added to the drain lines in order to 
produce the required capacitance values.  In addition, the gate bias voltage was 
increased slightly to 1.4 V. The remaining component values were adjusted slightly to 
account for the modifications due to the resized devices. The resulting schematic for 
the amplifier is shown in Figure A.3. The simulated performance is shown in Figures 
A.4 and A.5. The performance was also simulated when 5 nH of ground inductance 
was present. There was no impact on any of the responses, indicating that the design 
would be well suited to a packaged environment. 1.34p  1.34p _I  1.34p =  1.34p 
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As shown in the preceding figures, the response of the differential distributed 
amplifier is close to the design specifications. The gain response shows a +4.5 dB 
response with a +/-0.5 dB flatness from 500 MHz to 5.4 GHz. The input and output 
match is better than that of the single-ended amplifier, with S11 being nearly -20 dB and 
S22 being -10 dB or better over most of the passband. The reverse isolation is worse 
than the single-ended amplifier, with a worst case value of about -10 dB. This is likely 
due to the larger device sizes used in the differential amplifier. For the circuit with the 
bias conditions shown, the amplifier dissipates 123 mW. This is roughly twice the 
power dissipation of the single-ended amplifier, and is due to the larger gm require­
ments. 
At this point, the differential amplifier is at the same state as the analytically 
derived single-ended amplifier in Chapter 2. With its immunity to ground inductance, 
the design is well suited to integration as a discrete CMOS component or as part of a 
larger circuit.  The topology given has a number of advantages and disadvantages, 
which are summarized in the table on page 144. Use of a simulated annealing optimi­
zation technique, such as the one used for the single-ended design, would be instrumen­
tal in realizing a workable CMOS design. However, there do remain uncertainties in 
such a design which would likely need to be investigated in future works. For example, 
single-ended distributed amplifiers are generally known for their tolerance to small 
component variations. However, an area which remains to be investigated is the sensi­
tivity of a differential amplifier to mismatches between the half circuits. Despite these 
unknowns, it is expected that topologies such as this one, with the aid of optimization 
techniques such as the one investigated in this thesis, will result in high performance 
differential distributed amplifiers on CMOS in the near future. 144 
Table of Advantages and Disadvantages of a Differential Distributed Amplifier 
Attribute 
Differential Nature 
of Circuit 
Lower Line
 
Impedance
 
Monolithic
 
Transformers
 
Advantages 
A Eliminates source 
degeneration due to 
ground inductance. 
A Capacitors on power 
supply lines unnecessary, 
saves die area. 
A Smaller, higher quality 
inductors can be used. 
A The lower parasitics of 
the smaller inductors 
potentially allows more 
sections to be used. 
A The smaller terminating 
resistors on the drain 
line result in less bias 
voltage and power loss. 
Mutual coupling 
increases the quality of 
inductors and requires 
less die area. 
A Cross-coupling of wind­
ings acts to reduce com­
mon mode signals. 
Disadvantages 
A Requires double gate 
and drain lines, hence 
larger die area required. 
A Reduces the gain, hence 
requires higher gm value 
to compensate. 
A Increases layout 
complexity. 145 
Appendix B. Programs for Simulated Annealing and Inductor
Characterization 
This appendix lists some of the programs used to perform the simulated anneal­
ing and inductor characterization for the project. Some of the programs are written in 
Matlab code, some are Perl, and others are HSpice input files. Each listing will include 
a short description of its function, as well as an indication of its file type. 
Listing 1. s2cir2 .m (Matlab) 
This program is used to read in the S-parameter files output by Momentum and 
convert them to a 2-port Spice compatible netlist. The program simulates the resulting 
Spice file, and plots a comparison of the S-parameter and Z-parameter results from 
Spice against those of Momentum. The raw polynomial fitting coefficients are dumped 
to a . fit file for use by other programs. 
s2cir2.m
 
function []  = s2cir2(filename)
 
% convert momentum s-parameters to freq-dependent spice netlist
 
clf;
 
load(filename);
 
libradat=eval(filename);
 
genspice =l;  % set =1 for spice file output
 
f=libradat(:,1);
 
sll=libradat(:,2)+i*libradat(:,3);
 
s21=libradat(:,4)+i*libradat(:,5);
 
s12=libradat(:,6)+i*libradat(:,7);
 
s22=libradat(:,8)+i*libradat(:,9);
 
z0=50;
 
den=((l-s11).*(1-s22)-s12.*s21);
 
z11=z0*((l+s11).*(1-s22)+s12.*s21)./den;
 
z12=z0*2*s12./den;
 
z21=z0*2*s21./den;
 
z22=z0*((l-s11).*(1+s22)+s12.*s21)./den;
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Z1=z11-z12;
 
Z2=z22-z12;
 
Z3=z12;
 
% fit to T-circuit:
 
w=2*pi*f;
 
% scan for zero crossing
 
%
 
for p=1:length(Z1),
 
if real(Z3(p)) < 0
 
ol=sprintf('Warning: Im[Z] sign reversal, at\n');
 
o2=sprintf('  %.4e Hz, model invalid beyond this
 
freq.\n',f(p-1));
 
err=[ol 02]
 
break;
 
end
 
end
 
% fit T-model 1-block to R-L model
 
rlcoeff=polyfit(w(1:p)/le9,real(Z1(1:p)),3);
 
11coeff=polyfit(w(1:p)/1e9,(imag(Z1(1:p))./w(1:p)),3);
 
% fit T-model 2-block to R-L model
 
%
 
r2coeff=polyfit(w(1:p)/le9,real(Z2(1:p)),3);
 
12coeff=polyfit(w(1:p)/1e9,(imag(Z2(1:p))./w(1:p)),3);
 
% fit T-model 3-block to R-C model
 
r3coeff=polyfit(w(1:p)/le9,real(Z3(1:p)),3);
 
c3coeff=polyfit(w(1:p)/1e9,(-1./(imag(Z3(1:p)).*w(1:p))),3);
 
% convert 1-coeff to Re[Z] and Im[Z]
 
rlcoeff=r1coeff.*[(2*pi*le-9)^3 (2*pi*le-9)^2 (2*pi*le-9) 1];
 
rl=r1coeff(1)*(f.^3)+rlcoeff(2)*(f.^2)+rlcoeff(3)*f+rlcoeff(4);
 
11coeff=11coeff.*[(2*pi*le-9)^3 (2*pi*le-9)^2 (2*pi*le-9) 1];
 
11=11coeff(1)*(f.^3)+11coeff(2)*(f.^2)+11coeff(3)*f+llcoeff(4);
 
zl=r1+i*w.*11;
 
% convert 2-coeff to Re[Z] and Im[Z]
 
%
 
r2coeff=r2coeff.*[(2*pi*le-9)^3 (2*pi*le-9)^2 (2*pi*le-9) 1];
 
r2=r2coeff(1)*(f.^3)+r2coeff(2)*(f.^2)+r2coeff(3)*f+r2coeff(4);
 
12coeff=12coeff.*[(2*pi*le-9)^3 (2*pi*le-9)^2 (2*pi*le-9) 1];
 
12=12coeff(1)*(f.^3)+12coeff(2)*(f.^2)+12coeff(3)*f+12coeff(4);
 
z2=r2+i*w.*12:
 
% convert 3-coeff to Re[Z] and Im[Z]
 
%
 
r3coeff=r3coeff.*[(2*pi*le-9)^3 (2*pi*le-9)^2 (2*pi*le-9) 1];
 
r3=r3coeff(1)*(f.^3)+r3coeff(2)*(f.^2)+r3coeff(3)*f+r3coeff(4);
 
c3coeff=c3coeff.*[(2*pi*le-9)^3 (2*pi*le-9)^2 (2*pi*le-9) 1];
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c3=c3coeff(1)*(f.^3)+c3coeff(2)*(f.^2)+c3coeff(3)*f+c3coeff(4); 
z3=r3-i./(w.*c3);
 
% write coeff to file
 
fid=fopen(strcat(filename,'.fit'),'w');
 
fprintf(fid,'%.15e ',11(1)+12(1));
 
fprintf(fid,'%.15e ',r1coeff(1));
 
fprintf(fid,'%.15e ',r1coeff(2));
 
fprintf(fid,'%.15e ',r1coeff(3));
 
fprintf(fid,'%.15e ',r1coeff(4));
 
fprintf(fid,'%.15e ',11coeff(1));
 
fprintf(fid,'%.15e ',11coeff(2));
 
fprintf(fid,'%.15e ',11coeff(3));
 
fprintf(fid,'%.15e ',11coeff(4));
 
fprintf(fid,'%.15e ',r2coeff(1));
 
fprintf(fid,'%.15e ',r2coeff(2));
 
fprintf(fid,'%.15e ',r2coeff(3));
 
fprintf(fid,'%.15e ',r2coeff(4));
 
fprintf(fid,'%.15e ',12coeff(1));
 
fprintf(fid,'%.15e ',12coeff(2));
 
fprintf(fid,'%.15e ',12coeff(3));
 
fprintf(fid,'%.15e ',12coeff(4));
 
fprintf(fid,'%.15e ',r3coeff(1));
 
fprintf(fid,'%.15e ',r3coeff(2));
 
fprintf(fid,'%.15e ',r3coeff(3));
 
fprintf(fid,'%.15e ',r3coeff(4));
 
fprintf(fid,'%.15e ',c3coeff(1));
 
fprintf(fid,'%.15e ',c3coeff(2));
 
fprintf(fid,'%.15e ',c3coeff(3));
 
fprintf(fid,'%.15e\n',c3coeff(4));
 
fclose(fid);
 
figure(1);
 
subplot(321);plot(f,real(z1),'-',f,real(Z1),"");grid;
 
subplot(322);plot(f,imag(z1),'-',f,imag(Z1),'^');grid;
 
subplot(323);plot(f,real(z2),'-',f,real(Z2),'^');grid;
 
subplot(324);plot(f,imag(z2),'-',f,imag(Z2),'^');grid;
 
subplot(325);plot(f,real(z3),'-',f,real(Z3),"");grid;
 
subplot(326);plot(f,imag(z3),'-',f,imag(Z3),"");grid;
 
% generate spice output file
 
if genspice -= 0
 
fid=fopen('indcir.in','w');
 
fprintf(fid,'* Derived Inductor Netlist from Momentum S­
parameters\n');
 
fprintf(fid,'.SUBCKT ind in out grnd\n');
 
fprintf(fid,'rl in tl  R="abs(%e*hertz*hertz*hertz+
 
%e*hertz*hertz+ %e*hertz +%e) " \n', rlcoeff(1),
 
rlcoeff(2), rlcoeff(3), rlcoeff(4));
 
fprintf(fid,'11 tl t  L="%e*hertz*hertz*hertz+ %e*hertz*hertz+
 
%e*hertz +%e" LTYPE=1 \n', 11coeff(1), llcoeff(2),
 
llcoeff(3), llcoeff(4));
 
fprintf(fid,'r2 t  t2  R="abs(%e*hertz*hertz*hertz+
 
%e*hertz*hertz+ %e*hertz +%e) " \n', r2coeff(1),
 
r2coeff(2), r2coeff(3), r2coeff(4));
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fprintf(fid,'12 t2 out L="%e*hertz*hertz*hertz+ %e*hertz*hertz+
 
%e*hertz +%e" LTYPE=1 \n', 12coeff(1), 12coeff(2),
 
12coeff(3), 12coeff(4));
 
fprintf(fid,'r3 t3 grnd R="abs(%e*hertz*hertz*hertz+
 
%e*hertz*hertz+ %e*hertz +%e) " \n', r3coeff(1),
 
r3coeff(2), r3coeff(3), r3coeff(4));
 
fprintf(fid,'c3 t  t3  C="%e*hertz*hertz*hertz+ %e*hertz*hertz+
 
%e*hertz +%e" CTYPE=1 \n', c3coeff(1), c3coeff(2),
 
c3coeff(3), c3coeff(4));
 
fprintf(fid,'.ENDS \n');
 
fclose(fid);
 
end
 
% run hspice using prepared test file
 
!test.go
 
% extract s-parameters from spice output file, and plot against
 
% s-parameters from momentum
 
fid=fopen(`test.out','r');
 
F=zeros(100,1);
 
S11=zeros(100,1);
 
S12=zeros(100,1);
 
S22=zeros(100,1);
 
s=[];
 
while -strcmp(s,'.end'),
 
s=fscanf(fid,'%s[]');
 
end
 
while -strcmp(s,'s11'),
 
s=fscanf(fid,'%s[]');
 
end
 
while -strcmp(s,'imag'),
 
s=fscanf(fid,'%s[]');
 
end
 
for p=1:100,
 
F(p)=fscanf(fid,'%g[]');
 
S11(p)=fscanf(fid,'%g[]')+i*fscanf(fid,'%g[]');
 
end
 
s=[];
 
while -strcmp(s,'imag'),
 
s=fscanf(fid,'%s[]');
 
end
 
for p=1:100,
 
F(p)=fscanf(fid,'%g[]');
 
S12(p)=fscanf(fid,'%g[]')+i*fscanf(fid,'%g[]');
 
end
 
s=[];
 
while -strcmp(s,'imag'),
 
s=fscanf(fid,'%s[]');
 
end
 
for p=1:100,
 
F(p)=fscanf(fid,'%g[]');
 
S22(p)=fscanf(fid,'%g[]')+i*fscanf(fid,'%g[]');
 
end
 
s=[];
 
while -strcmp(s,'imag'),
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s=fscanf(fid,'%s[]');
 
end
 
for p=1:100,
 
F(p)=fscanf(fid,'%g[]');
 
Z11(p)=fscanf(fid,'%g[]')+i*fscanf(fid,'%g[]');
 
end
 
s=[];
 
while -strcmp(s,'imag'),
 
s=fscanf(fid,'%s[]');
 
end
 
for p=1:100,
 
F(p)=fscanf(fid,'%g[]');
 
Z12(p)=fscanf(fid,'%g[]')+i*fscanf(fid,'%g[]');
 
end
 
s=[];
 
while -strcmp(s,'imag'),
 
s=fscanf(fid,'%s[]');
 
end
 
for p=1:100,
 
F(p)=fscanf(fid,'%g[]');
 
Z22(p)=fscanf(fid,'%g[]')+i*fscanf(fid,'%g[]');
 
end
 
fclose(fid);
 
figure(2);
 
subplot(321);plot(f,real(s11),'^',F,real(S11),'-');grid;xlabel
 
`Freq (GHz)';ylabel 'Real [S11]  ';
 
subplot(322);plot(f,imag(s11),'^',F,imag(S11),'-');grid;xlabel
 
`Freq (GHz)';ylabel 'Imag [S11]  ';
 
subplot(323);plot(f,real(s12),'^',F,real(S12),'-');grid;xlabel
 
`Freq (GHz)';ylabel 'Real [S12],[S21]  ';
 
subplot(324);plot(f,imag(s12),'^',F,imag(S12),'-');grid;xlabel
 
`Freq (GHz)';ylabel 'Imag [S12],[S21]  ';
 
subplot(325);plot(f,real(s22),'^',F,real(S22),'-');grid;xlabel
 
`Freq (GHz)';ylabel 'Real [S22]  ';
 
subplot(326);plot(f,imag(s22),'^',F,imag(S22),'-');grid;xlabel
 
`Freq (GHz)';ylabel 'Imag [S22]  ';
 
figure(3);
 
subplot(321);plot(f,real(z11),'^',F,real(Z11),'-');grid;xlabel
 
`Freq (GHz)';ylabel 'Real [Z11]  ';
 
subplot(322);plot(f,imag(z11),'^',F,imag(Z11),'-');grid;xlabel
 
`Freq (GHz)';ylabel 'Imag [Z11]  ';
 
subplot(323);plot(f,real(z12),'^',F,real(Z12),'-');grid;xlabel
 
`Freq (GHz)';ylabel 'Real [Z12],[Z21]  ';
 
subplot(324);plot(f,imag(z12),'^',F,imag(Z12),'-');grid;xlabel
 
`Freq (GHz)';ylabel 'Imag [Z12],[Z21]  ';
 
subplot(325);plot(f,real(z22),'^',F,real(Z22),'-');grid;xlabel
 
`Freq (GHz)';ylabel 'Real [Z22]  ';
 
subplot(326);plot(f,imag(z22),'^',F,imag(Z22),'-');grid;xlabel
 
`Freq (GHz)';ylabel 'Imag [Z22]  ';
 150 
Listing 2.  test . sp (HSpice) 
This is an HSpice input file, which is used by s 2 c ir2 . m to simulate the gener­
ated inductor models. 
test.sp
 
* Test file for curve fitted black-box inductor model
 
.option ingold =l numdgt=9
 
.include "indcir.in"
 
vin in 0 ac=1
 
xl in out 0 ind
 
ro out 0 100meg
 
.net v(out) vin rout=50 rin=50
 
.ac lin 100 500x lOg
 
.print ac sll(r) sll(i)
 
.print ac s12(r) s12(i)
 
.print ac s22(r) s22(i)
 
.print ac z11(r) z11(i)
 
.print ac z12(r) z12(i)
 
.print ac z22(r) z22(i)
 
. end
 
Listing 3.  perlf i tgen .m (Matlab) 
This program reads in all of the  . fit  files (generated from s2cir2.m) in a 
directory and uses them to create a program which can generate inductor models on-
the-fly. The program works by fitting the coefficients from the  . fit files as a function 
of inductance, then writing the new coefficients to a Perl program. It also creates plots 
which show the original and fitted coefficients as a function of inductance. The result­
ing Perl program uses the new coefficients to generate HSpice 2-port inductor netlist 
files. 151 
perlfitgen.m
 
% generate inductor algorithm file from *.fit files in current
 
directory
 
direc=dir(` *.fit');
 
filenames =(};
 
Ifilenames(1:length(direc),1)] = deal(direc.name);
 
% equation order used for fitting
 
order=5;
 
% read *.fit files and assign to array
 
for p = l:length(filenames),
 
filename = char(filenames(p));
 
if length(filename) == 0
 
break;
 
end
 
filebase=strtok(filename,'.');
 
load(filename);
 
inputfile=eval(filebase);
 
indexind(p)=inputfile(1);
 
rlcoeffl(p)=inputfile(2);
 
rlcoeff2(p)=inputfile(3);
 
rlcoeff3(p)=inputfile(4);
 
ricoeff4(p)=inputfile(5);
 
11coeffl(p)=inputfile(6);
 
11coeff2(p)=inputfile(7);
 
llcoeff3(p)=inputfile(8);
 
llcoeff4(p)=inputfile(9);
 
r2coeffl(p)=inputfile(10);
 
r2coeff2(p)=inputfile(11);
 
r2coeff3(p)=inputfile(12);
 
r2coeff4(p)=inputfile(13);
 
12coeffl(p)=inputfile(14);
 
12coeff2(p)=inputfile(15);
 
12coeff3(p)=inputfile(16);
 
12coeff4(p)=inputfile(17);
 
r3coeffl(p)=inputfile(18);
 
r3coeff2(p)=inputfile(19);
 
r3coeff3(p)=inputfile(20);
 
r3coeff4(p)=inputfile(21);
 
c3coeffl(p)=inputfile(22);
 
c3coeff2(p)=inputfile(23);
 
c3coeff3(p)=inputfile(24);
 
c3coeff4(p)=inputfile(25);
 
end
 
% calculate curve fits for coefficients
 
% (fit over inductance range from 0.2 nH to 4.2 nH)
 
ind=linspace(0.2,4.2,500);
 
% 1-Block  R-L
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r1coefflfit=polyfit(indexind*le9,r1coeffl,order); 
r11=polyval(r1coefflfit,ind);
 
rlcoeff2fit=polyfit(indexind*le9,r1coeff2,order);
 
r12=polyval(r1coeff2fit,ind);
 
r1coeff3fit=polyfit(indexind*le9,r1coeff3,order);
 
r13=polyval(r1coeff3fit,ind);
 
rlcoeff4fit=polyfit(indexind*le9,r1coeff4,order);
 
r14=polyval(r1coeff4fit,ind);
 
11coefflfit=polyfit(indexind*le9,11coeffl,order);
 
111=polyval(llcoeff1fit,ind);
 
11coeff2fit=polyfit(indexind*le9,11coeff2,order);
 
112=polyval(llcoeff2fit,ind);
 
11coeff3fit=polyfit(indexind*le9,11coeff3,order);
 
113=polyval(llcoeff3fit,ind);
 
11coeff4fit=polyfit(indexind*le9,11coeff4,order);
 
114=polyval(11coeff4fit,ind);
 
figure(1);
 
subplot(421);plot(indexind,r1coeffl, 'o',ind/le9,r11,'-');title 'R1
 
- Coeffl';
 
subplot(422);plot(indexind,r1coeff2, 'o',ind/le9,r12,'-');title 'R1
 
Coeff2';
 
subplot(423);plot(indexind,r1coeff3, 'o',ind/le9,r13,'-');title 'R1
 
Coeff3';
 
subplot(424);plot(indexind,r1coeff4, 'o',ind/1e9,r14,'-');title '111
 
Coeff4';
 
subplot(425);plot(indexind,11coeff1, 'o',ind/1e9,111,'-');title 'Ll
 
- Coeffl';
 
subplot(426);plot(indexind,11coeff2, 'o',ind/1e9,112,'-');title 'Ll
 
Coeff2';
 
subplot(427);plot(indexind.11coeff3, 'o',ind/1e9,113,'-');title 'Ll
 
Coeff3';
 
subplot(428);plot(indexind,11coeff4, 'o',ind/1e9,114,'-');title 'Ll
 
Coeff4';
 
% 2-Block  R-L
 
r2coefflfit=polyfit(indexind*le9,r2coeffl,order);
 
r21=polyval(r2coefflfit,ind);
 
r2coeff2fit=polyfit(indexind*le9,r2coeff2,order);
 
r22=polyval(r2coeff2fit,ind);
 
r2coeff3fit=polyfit(indexind*1e9,r2coeff3,order);
 
r23=polyval(r2coeff3fit,ind);
 
r2coeff4fit=polyfit(indexind*le9,r2coeff4,order);
 
r24=polyval(r2coeff4fit,ind);
 
12coefflfit=polyfit(indexind*1e9,12coeffl,order);
 
121=polyval(12coefflfit,ind);
 
12coeff2fit=polyfit(indexind*le9,12coeff2,order);
 
122=polyval(12coeff2fit,ind);
 
12coeff3fit=polyfit(indexind*1e9,12coeff3,order);
 
123=polyval(12coeff3fit,ind);
 
12coeff4fit=polyfit(indexind*1e9,12coeff4,order);
 
124=polyval(12coeff4fit,ind);
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figure(2);
 
subplot(421);plot(indexind,r2coeff1,
 
Coeffi';
 
subplot(422);plot(indexind,r2coeff2,
 
Coeff2';
 
subplot(423);plot(indexind,r2coeff3,
 
Coeff3';
 
subplot(424);plot(indexind,r2coeff4,
 
Coeff4';
 
subplot(425);plot(indexind,12coeff1,
 
Coeffl';
 
subplot(426);plot(indexind,12coeff2,
 
Coeff2';
 
subplot(427);plot(indexind,12coeff3,
 
- Coeff3';
 
subplot(428);plot(indexind,12coeff4,
 
Coeff4';
 
% 3-Block  R-C
 
'o',ind/1e9,r21,'-');title 'R2
 
'o',ind/le9,r22,'-');title 'R2
 
'o',ind/1e9,r23,'-');title 'R2
 
'o',ind/1e9,r24,'-');title 'R2
 
'o',ind/1e9,121,'-');title 'L2
 
'o',ind/1e9,122,'-');title 'L2
 
'o',ind/1e9,123,'-');title 'L2
 
'o',ind/1e9,124,'-');title 'L2
 
r3coefflfit=polyfit(indexind*1e9,r3coeff1,order);
 
r31=polyval(r3coeff1fit,ind);
 
r3coeff2fit=polyfit(indexind*le9,r3coeff2,order);
 
r32=polyval(r3coeff2fit,ind);
 
r3coeff3fit=polyfit(indexind*le9,r3coeff3,order);
 
r33=polyval(r3coeff3fit,ind);
 
r3coeff4fit=polyfit(indexind*le9,r3coeff4,order);
 
r34=polyval(r3coeff4fit,ind);
 
c3coefflfit=polyfit(indexind*le9,c3coeff1,order);
 
c31=polyval(c3coefflfit,ind);
 
c3coeff2fit=polyfit(indexind*le9,c3coeff2,order);
 
c32=polyval(c3coeff2fit,ind);
 
c3coeff3fit=polyfit(indexind*1e9,c3coeff3,order);
 
c33=polyval(c3coeff3fit,ind);
 
c3coeff4fit=polyfit(indexind*le9,c3coeff4,order);
 
c34=polyval(c3coeff4fit,ind);
 
figure(3);
 
subplot(421);plot(indexind,r3coeffl,'o',ind/le9,r31,'-');title 'R3
 
Coeffl';
 
subplot(422);plot(indexind,r3coeff2,'o',ind/le9,r32,'-');title 'R3
 
Coeff2';
 
subplot(423);plot(indexind,r3coeff3,'o',ind/le9,r33,'-');title 'R3
 
Coeff3';
 
subplot(424);plot(indexind,r3coeff4,'o',ind/1e9,r34,'-');title 'R3
 
Coeff4';
 
subplot(425);plot(indexind,c3coeff1,'o',ind/le9,c31,'-');title 'C3
 
- Coeffi';
 
subplot(426);plot(indexind,c3coeff2,'o',ind/1e9,c32,'-');title 'C3
 
- Coeff2';
 
subplot(427);plot(indexind,c3coeff3,'o',ind/1e9,c33,'-');title 'C3
 
Coeff3';
 
subplot(428);plot(indexind,c3coeff4,'o',ind/le9,c34,'-');title 'C3
 
- Coeff4';
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% generate modelgen (perl) program 
fid=fopen(`modelgen','w');
 
fprintf(fid,'#!/usr/local/bin/perl -w\n');
 
fprintf(fid,'die \"Usage: modelgen <ind(nH)> <modelname>
 
<filename>\\n\" unless ($ARGV[0] && $ARGV[1] &&
 
$ARGV[2]);\n');
 
fprintf(fid,'$ind=$ARGV[0];\n');
 
fprintf(fid,'$modelname=$ARGV[1];\n');
 
fprintf(fid,'$filename=$ARGV[2];\n\n');
 
fprintf(fid,'# set coeff for fitting equations\n\n');
 
for p= l:order +l;
 
fprintf(fid,'$rlcoefflfit[%d]=%.15e ;\n',p,r1coefflfit(p));
 
fprintf(fid,'$rlcoeff2fit[%d]=%.15e ;\n',p,r1coeff2fit(p));
 
fprintf(fid,'$rlcoeff3fit[ %d]=%.15e ;\n',p,r1coeff3fit(p));
 
fprintf(fid,'$rlcoeff4fit[%d]=%.15e ;\n',p,r1coeff4fit(p));
 
fprintf(fid,'$11coefflfit[%d]=%.15e ; \n',p,llcoefflfit(p));
 
fprintf (fid,'$llcoeff2fit[ %d] = %.15e ; \n',p,llcoeff2fit(p));
 
fprintf (fid,'$llcoeff3fit[ %d] = %.15e ; \n',p,llcoeff3fit(p));
 
fprintf (fid,'$llcoeff4fit[ %d] = %.15e ; \n',p,llcoeff4fit(p));
 
fprintf(fid,'$r2coefflfit[%d]=%.15e ;\n',p,r2coefflfit(p));
 
fprintf(fid,'$r2coeff2fit[%d]=%.15e ;\n',p,r2coeff2fit(p));
 
fprintf(fid,'$r2coeff3fit[%d]=%.15e ;\n',p,r2coeff3fit(p));
 
fprintf(fid,'$r2coeff4fit[%d]=%.15e ;\n',p,r2coeff4fit(p));
 
fprintf(fid,'$12coefflfit[%d]=%.15e ; \n',p,l2coefflfit(p));
 
fprintf(fid,'$12coeff2fit[%d]=%.15e ; \n',p,l2coeff2fit(p));
 
fprintf(fid,'$12coeff3fit[%d]=%.15e ; \n',p,l2coeff3fit(p));
 
fprintf(fid,'$12coeff4fit[%d]=%.15e ; \n',p,l2coeff4fit(p));
 
fprintf(fid,'$r3coefflfit[%d]=%.15e ;\n',p,r3coefflfit(p));
 
fprintf(fid,'$r3coeff2fit[%d]=%.15e ;\n',p,r3coeff2fit(p));
 
fprintf(fid,'$r3coeff3fit[%d]=%.15e ;\n',p,r3coeff3fit(p));
 
fprintf(fid,'$r3coeff4fit[%d]=%.15e ;\n',p,r3coeff4fit(p));
 
fprintf(fid,'$c3coefflfit[%d]=%.15e ;\n',p,c3coefflfit(p));
 
fprintf(fid,'$c3coeff2fit[%d]=%.15e ;\n',p,c3coeff2fit(p));
 
fprintf(fid,'$c3coeff3fit[%d]=%.15e ;\n',p,c3coeff3fit(p));
 
fprintf(fid,'$c3coeff4fit[%d]=%.15e ;\n',p,c3coeff4fit(p));
 
end
 
fprintf(fid,'\n# Calculate fitting coefficients\n\n');
 
fprintf(fid,'$r11=polyval($ind,@r1coefflfit);\n');
 
fprintf(fid,'$r12=polyval($ind,@r1coeff2fit);\n');
 
fprintf(fid,'$r13=polyval($ind,@r1coeff3fit);\n');
 
fprintf(fid,'$r14=polyval($ind,@r1coeff4fit);\n');
 
fprintf(fid,'$111=polyval($ind,@11coefflfit);\n');
 
fprintf(fid,'$112=polyval($ind,@11coeff2fit);\n');
 
fprintf(fid,'$113=polyval($ind,@11coeff3fit);\n');
 
fprintf(fid,'$114=polyval($ind,@llcoeff4fit);\n');
 
fprintf(fid,'$r21=polyval($ind,@r2coefflfit);\n');
 
fprintf(fid,'$r22=polyval($ind,@r2coeff2fit);\n');
 
fprintf(fid,'$r23=polyval($ind,@r2coeff3fit);\n');
 
fprintf(fid,'$r24=polyval($ind,@r2coeff4fit);\n');
 
fprintf(fid,'$121=polyval($ind,@12coefflfit);\n');
 
fprintf(fid,'$122=polyval($ind,@12coeff2fit);\n');
 
fprintf(fid,'$123=polyval($ind,@12coeff3fit);\n');
 
fprintf(fid,'$124=polyval($ind,@12coeff4fit);\n');
 
fprintf(fid,'$r31=polyval($ind,@r3coefflfit);\n');
 155 
fprintf(fid,'Sr32=polyval(Sind,@r3coeff2fit);\n');
 
fprintf(fid,'Sr33=polyval($ind,@r3coeff3fit);\n');
 
fprintf(fid,'Sr34=polyval(Sind,@r3coeff4fit);\n');
 
fprintf(fid,'$c31=polyval(Sind,@c3coefflfit);\n');
 
fprintf(fid,'$c32=polyval($ind,@c3coeff2fit);\n');
 
fprintf(fid,'Sc33=polyval(Sind,@c3coeff3fit);\n');
 
fprintf(fid,'Sc34=polyval(Sind,@c3coeff4fit);\n');
 
fprintf(fid,'\n# Generate spice output file\n\n');
 
fprintf(fid,'open(FID, \">$filename\")  II die \"Can"t write to
 
$filename: error $!\\n\";\n');
 
fprintf(fid,'print FID \"* Derived Inductor Netlist from Momentum S­
parameters\\n\";\n');
 
fprintf(fid,'print FID \"* Inductor Value = $ind nH\\n\";\n');
 
fprintf(fid,'print FID \"*\\n\";\n');
 
fprintf(fid,'print FID \".SUBCKT $modelname in out grnd\\n\";\n');
 
fprintf(fid,'print FID \"r1 in tl  R="abs(Srll*hertz*hertz*hertz+
 
Sr12*hertz*hertz+ $r13*hertz+ $r14) " \\n\";\n');
 
fprintf(fid,'print FID \"l1 tl t  L="$111*hertz*hertz*hertz+
 
$112*hertz*hertz+ $113*hertz+ $114" LTYPE=1
 
\\n\";\n');
 
fprintf(fid,'print FID \"r2 t  t2  R="abs($r2l*hertz*hertz*hertz+
 
$r22*hertz*hertz+ $r23*hertz+ $r24) " \\fl\";\n');
 
fprintf(fid,'print FID \"12 t2 out  L="$121*hertz*hertz*hertz+
 
$122*hertz*hertz+ $123*hertz+ $124" LTYPE=1
 
\\n\";\n');
 
fprintf(fid,'print FID \"r3 t3 grnd R="abs($r3l*hertz*hertz*hertz+
 
Sr32*hertz*hertz+ $r33*hertz+ $r34) " \\n\";\n');
 
fprintf(fid,'print FID \"c3 t  t3  C="Sc31*hertz*hertz*hertz+
 
$c32*hertz*hertz+ $c33*hertz+ $c34" CTYPE=1
 
\\n\";\n');
 
fprintf(fid,'print FID \" -ENDS \\n\\n\";\n');
 
fprintf(fid,'close FID;\n\n');
 
fprintf(fid,'sub polyval { \n');
 
fprintf(fid,'  ($x0@coeff)=@_;\n');
 
fprintf(fid,'  for ($i=$#coeff,Sy=0,$P=1  ;  $i  $p + +,$i -)  {\n');
 
fprintf(fid,'  $y=$y+Scoeff[Sp)*($x**($i-1));\n');
 
fprintf(fid,'  )\n');
 
fprintf(fid,'return $y;\n');
 
fprintf(fid,'}\n');
 
fclose(fid);
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Listing 4.  annealer (Pell) 
This is the simulated annealing program. It performs the optimization functions 
shown in Figure 3.19. The cost function is designed specifically for the optimization of 
a distributed amplifier. All of the static simulation parameters are set up in the  Ini­
tialize ( ) subroutine, while the external annealer. cf file controls which circuit 
parameters will be modified. The main program blocks are outlined in Figure 3.22. 
annealer
 
#!/usr/local/bin/perl
 
require "flush.pl ";
 
srand();  # seed random number generator
 
Simulated Annealing
 
Initialize();  # initialize everything
 
Main Loop
 
for($Time=0; $Time < 10000;)  {
 
Metropolis();  #  run metropolis loop
 
$Time+=$M;  #  increment time
 
$Temp = $Temp*$alpha;  #  cool temperature
 
$M = int($M*$beta);  #  increase iteration time
 
$TempIteration = 0;  4  reset temperature counter
 
Metropolis
 
# This is Metropolis, new solutions are found and compared against old
 
# solutions
 
sub Metropolis {
 
# perform the loop $M times
 
for ($m=$M; $m ;  $m--)
 
$TotIteration += 1;  # increment counters
 
$TempIteration += 1;
 
GetNewSoln();  # get new soln
 
$deltacost = CompareCost();  # compare old soln to new
 
# check to see if new soln is better
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if ($deltacost < 0)  {
 
# if soln is worse, check to see if it will be accepted
 
# note: k = 0.3 is a weighting coeff
 
$probaccept = exp($deltacost/(0.3*$Temp));
 
if (rand() < $probaccept)  {
 
# accept soln, update log
 
$acceptsoln = 1;
 
PrintLog($Totlteration, $Templteration, $Temp, @paramvalue,
 
@metricsvalue, $deltacost, $acceptsoln);
 
flush(LOG);
 
} else {
 
# reject soln, update log, move old values back to current
 
# values
 
$acceptsoln = 0;
 
PrintLog($Totlteration, $Templteration, $Temp, @paramvalue,
 
@metricsvalue, $deltacost, $acceptsoln);
 
flush(LOG);
 
@paramvalue = @paramoldvalue;
 
@metricsvalue = @metricsoldvalue;
 
}
 
} else {
 
# accept soln if improved, update log
 
$acceptsoln = 1;
 
PrintLog($Totlteration, $Templteration. $Temp, @paramvalue,
 
@metricsvalue, $deltacost, $acceptsoln);
 
flush(LOG);
 
CompareCost
 
sub CompareCost {
 
# check metric type and calc relative improvement
 
for ($index=0; $index <= $#metricsvalue; $index++)  {
 
:
 # type 0  relative improvement, smaller is better
 
if ($metricsroutine[$index] == 0)  {
 
$metricsdelta[$index] = (abs($metricsoldvalue[$index])­
abs($metricsvalue[$index]))  /
 
abs($metricsoldvalue[$index]);
 
:
 # type 1  relative improvement, larger is better
 
} elsif ($metricsroutine[$index] == 1)  {
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$metricsdelta[$index] = ($metricsvalue[$index]­
$metricsoldvalue[$index]) /
 
abs($metricsoldvalue[$index]);
 
# type 2  relative improvement wrt 50 (for input impedance)
 :
 
} elsif ($metricsroutine[$index] == 2)  {
 
$metricsdelta[$index] = (abs($metricsoldvalue[$index]-50)­
abs($metricsvalue[$index]-50))  /
 
abs($metricsoldvalue[$index]-50);
 
}
 
}
 
# multiply deltas by weighting factors
 
for ($index=0; $index <= $#metricsdelta; $index++)  {
 
$metricsdelta[$index] = $metricsdelta[$index] *
 
$metricsweight[$index];
 
}
 
# sum deltas to obtain single relative improvement factor
 
$deltah = 0;
 
foreach $i (@metricsdelta)  {
 
$deltah += $i;
 
return $deltah;
 
}
 
GenNewSoln
 
sub GetNewSoln {
 
# move current values to old values
 
@paramoldvalue = @paramvalue;
 
@metricsoldvalue = @metricsvalue;
 
# generate new values
 
for ($index=0; $index <= $#paramname; $index++)  {
 
# skip update if routine type is 0 (defined as constant value)
 
next if ($paramroutine[$index] == 0);
 
$paramvalue[$index] = $paramoldvalue[$index] + ((rand()-0.5)  *
 
$Temp * $paramtemp[$index]);
 
redo if ($paramvalue[$index] > $paramhigh[$index]);
 
redo if ($paramvalue[$index] < $paramlow[$index]);
 159 
Generate new simulation files
 
# erase old parameter files first
 
WipeOldFiles(@paramfile);
 
# generate parameters based on value in paramroutine
 
for ($index=0; $index <= $#paramname; $index++)
 
# type 0  constant parameter, always set to start value
 :
 
if ($paramroutine[$index] == 0)
 
GenerateParam($paramvalue[$index], $paramname[$index],
 
$paramfile[$index]);
 
# type 1  variable parameter
 :
 
}  elsif ($paramroutine[$index] == 1)
 
GenerateParam($paramvalue[$index], $paramname[$index],
 
$paramfile[$index]);
 
# type 2  inductor parameter (use external modelgen program)
 :
 
} elsif ($paramroutine[$index] == 2)
 
Generatelnd ($paramvalue[$index], $pararname[$index],
 
$paramfile[$index]);
 
}
 
Run Hspice to generate new list file
 
RunHspice();
 
Calculate new metrics
 
@metricsvalue=CalcMetrics();
 
}
 
Initialize
 
# Initialization routine, reads config files, sets up annealer, inits
 
# files
 
sub Initialize
 
Read config file
 
open(CONFIG, "annealer.cf")  11 die "Cannot open config file,
 
annealer.cf: error $!\n";
 
$index=0;
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# skip header info
 
while (!(<CONFIG> =- /Start/i))  ();
 
# read in parameter info
 
while ($line = <CONFIG>)
 
last if ($line =- /End/i);
 
@data=split(I\s+/,$line);
 
$paramname[$index] = $data[0];
 
$paramvalue[$index] = $data[1];
 
$paramoldvalue[$index] = $data[1];
 
$paramlow[$index] = $data[2];
 
$paramhigh[$index] = $data[3];
 
$paramtemp[$index] = $data[4];
 
$paramroutine[$index] = $data[5];
 
$paramfile[$index] = $data[6];
 
$index++;
 
close(CONFIG);
 
Init Metropolis Variables
 
$Temp = 1;  # initial temp
 
$alpha = 0.92;  # cooling rate
 
$beta = 1.1;  # time increase per temp
 
$M = 50;  # number of iterations per temp
 
$TotIteration  0;  # total number of iterations
 
$TempIteration = 0; # total number of temperature iterations
 
Generate initial simulation files
 
# erase old parameter files first
 
WipeOldFiles(@paramfile);
 
# generate parameters based on value in paramroutine
 
for ($index=0; $index <= $#paramname; $index++)  (
 
# type 0  constant parameter, always set to start value
 :
 
if ($paramroutine[$index] == 0)
 
GenerateParam($paramvalue[$index], $paramname[$index],
 
$paramfile[$index]);
 
# type 1  variable parameter, init to start value
 :
 
} elsif ($paramroutine[$index] == 1)  [
 
GenerateParam($paramvalue[$index], $paramname[$index],
 
$paramfile[$index]);
 
# type 2  inductor parameter (use external modelgen program)
 :
 
init to start value
 
}  elsif ($paramroutine[$index] == 2)  (
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GenerateInd($paramvalue[$index], $paramname[$index],
 
$paramfile[$index]);
 
Run Hspice to generate initial list file
 
RunHspice();
 
Setup Log file and insert header and first entry
 
@metricsname=("MeanGain", "StdGain", "MeanDGDF", "StdDGDF",
 
"StdDPDF", "MeanZin", "StdZin");
 
@metricsroutine=(1,0,0,0,0,2,0);  # comparecost function type
 
@metricsweight=(5,3,4,3,1,0.02,1);  # weighting coefficients
 
@metricsvalue=CalcMetrics();
 
InitLog();
 
$acceptsoln =l;
 
$deltacost=0;
 
PrintLog($Totlteration, $Templteration, $Temp, @paramvalue,
 
@metricsvalue, $deltacost, $acceptsoln);
 
}
 
CalcMetrics
 
# Calculate amplifier performance metrics, the 7 metrics are:
 
# $MeanGain  mean gain value in dB
 
# $StdGain  -- standard deviation of gain in dB
 
# $MeanDGDF -- mean value of derivative of gain wrt freq
 
# $StdDGDF  -- standard deviation of derivative of gain wrt freq
 
# $StdDPDF  -- standard deviation of derivative of phase wrt freq
 
# $MeanZin  -- mean value of input impedance
 
# $StdZin  standard deviation of input impedance
 
sub CalcMetrics {
 
Parse Output List File
 
open(LISFILE, "distamp.lis")  II die "Cannot open listfile,
 
distamp.lis: error $!\n";
 
while (!(<LISFILE> =- /ac analysis/)) {};
 
get Zin data
 
while (!(<LISFILE> =- /mag/))  {};
 
$index=0;
 
$FreqCut=0;
 
while ($line = <LISFILE>)  {
 
last if ($line =- /y/);
 
@data=split(/\s+/,$line);
 
$Freq[Sindex]=$data[1];
 
if ($FreqCut == 0 && $Freq($index] >= 5e9)  {  $FreqCut=$index;  }
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$1nputZin[$index]=$data[2];
 
$index++;
 
get output s21 magnitude data
 
while (!(<LISFILE> =- /db/)) {};
 
$index=0;
 
while ($line = <LISFILE>)  {
 
last if ($line =- /y/);
 
@data=split(As+/,$line);
 
$s21Mag($index]=$data[2];
 
$index++;
 
get output s21 phase data
 
while (!(<LISFILE> =- /phase/)) {};
 
$index=0;
 
while ($line = <LISFILE>)  {
 
last if ($line =- /y/);
 
@data=split(/\s+/,$line);
 
$s2lPhase[$index]= $data[2];
 
$index++;
 
close(LISFILE);
 
Calculate delta values (derivatives d/df)
 
for ($index=0; $index < $#Freq; $index++)  {
 
$dGdF[$index]=($s21Mag[$index+1]  $s21Mag[$index])  /
 
(logbase(10,$Freq[$index+1]) - logbase(10,$Freq[$index]));
 
$dPdF[$index]=($s21Phase[$index+1]  $s21Phase[$index])  /
 
(logbase(10,$Freq[$index+1]) - logbase(10,$Freq[$index]));
 
Calculate Mean & Std
 
@index=(0..$FreqCut);
 
$MeanGain = mean(@s21Mag[@index]);
 
$StdGain = std(@s21Mag[ @index]);
 
$MeanDGDF = mean(@dGdF[ @index]);
 
$StdDGDF = std(@dGdF[@index]);
 
$StdDPDF = std(@dPdF[@index]);
 
$MeanZin = mean(@InputZin[@index]);
 
$StdZin = std(@InputZin[@index]);
 
$diag = 0;  set diag to nonzero to print metrics to screen
 
unless ($diag == 0)  {
 
print "Mean Gain  ".$MeanGain."\n";
 
print "Std Gain  ".$StdGain."\n";
 
print "Mean dG/dF  ".$MeanDGDF."\n";
 
print "Std dG/dF  ".$StdDGDF."\n";
 
print "Std dP/dF  ".$StdDPDF."\n";
 
print "Mean Zin  ".$MeanZin."\n";
 
print "Std Zin  ".$StdZin."\n";
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return ($MeanGain, $StdGain, $MeanDGDF, $StdDGDF, $StdDPDF,
 
$MeanZin, $StdZin);
 
}
 
Misc Support Routines
 
InitLog
 
# Initialize log file
 
sub InitLog {
 
if (-e "annealer.log" && -o "annealer.log")  {
 
unlink("annealer.log");
 
open(LOG, ">annealer.log")  II die "Cannot open annealer.log: error
 
$!\n";
 
print LOG "#  Totlter  Templter  Temp
 
foreach $i (@paramname)  {
 
$j = sprintf "%13s ",$i;
 
print LOG $j;
 
foreach $i (@metricsname)  {
 
$j = sprintf "%13s ",$i;
 
print LOG $j;
 
print LOG "  DeltaCost  Accept\n";
 
PrintLog
 
# Print to log file
 
sub PrintLog {
 
foreach $i (@_)  {
 
$j = sprintf "%13.8g ",$i;
 
print LOG $j;
 
print LOG "\n";
 
Run Hspice
 
# Call Hspice simulator
 
sub RunHspice {
 
open(HSPICE,"hspice distamp.sp 2>&1 I");
 
open(LISTOUT,">distamp.lis");
 
while (<HSPICE>)  {
 
print LISTOUT;
 
close(HSPICE);
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close(LISTOUT);
 
}
 
Remove old param files
 
sub WipeOldFiles {
 
@files=@_;
 
# check file exists and is owned, if so remove
 
foreach $i (@files)  {
 
if (-e $i && -o $i)  {
 
unlink($i)  die "Cannot remove $i: error $!\n";
 
Generate inductor and add it to param file
 
sub Generatelnd {
 
($genvalue,$genname,$genfile)=@_;
 
system("modelgen $genvalue $genname tempfile");
 
system("cat tempfile » $genfile");
 
unlink("tempfile");
 
)
 
#  Add spice parameter to param file -----­
sub GenerateParam {
 
($genvalue,$genname,$genfile)=@_;
 
open(PARAM, "»$genfile")  II die "Cannot append to $genfile: error
 
$!\n";
 
print PARAM ".param $genname = $genvalue \n";
 
close(PARAM);
 
) 
Math Subroutines
 
#  log  logbase($base, $number)
 
sub logbase { log($_[1])/log($_[0])  )
 
#  mean  mean(@numbers)
 
sub mean {
 
$total=0;
 
foreach $i (@_)  {
 
$total += $i;
 
}
 
return $total /  ($#_+1);
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#  std  std(@numbers)
 
sub std {
 
$var=0;
 
$mean=mean(@_);
 
foreach $i (@_)  {
 
$var += ($i-$mean)**2;
 
$var = $var /  ($ #_);
 
return sqrt($var);
 
}
 
Listing 5. annealer .cf
 
This is the configuration file for the  anneal er  program. The entry format is 
as shown in Figure 3.20c. 
annealer.cf 
# Annealer config file
 
#
 
# Format:
 
#
 
# paramname initial low high tempcoeff updroutine filename
 
#
 
# *Warning* all files in the "filename" field will be erased and
 
#  rewritten, *do not* put any critical files in this field
 
#
 
# ---Start---

LineIndG  4.25  0.5  4.5  0.3  2  indcir.in
 
LinelndD  3.55  0.5  4.5  0.3  2  indcir.in
 
TermIndlg  1.1  0.5  4.0  0.4  2  indcir.in
 
TermInd2g  1.1  0.5  4.0  0.4  2  indcir.in
 
TermIndld  3.00  0.5  4.0  0.4  2  indcir.in
 
TermInd2d  2.00  0.5  4.0  0.4  2  indcir.in
 
TermCapl  50e-12  0.0  0.0  0.0  0  params.in
 
TermCap2g 935e-15  0.0  2e-12  40e-15  1  params.in
 
TermCap2d 575e-15  0.0  2e-12  40e-15  1  params.in
 
# ---End--­166 
Listing 6. di stamp  . sp  (HSpice)
 
This is the distributed amplifier netlist file used by the simulated annealing pro­
gram for the HSpice simulations. Constant parameters are defined in this file, while the 
variable parameters are  specified  in the  annealer  . c f  file.  The required 
indcir in and  params . in include files are automatically generated by the .
 
annealer program during its execution. 
distamp.sp 
Distributed Amplifier Design (Annealer)
 
.option
 
+ ingold =l
 
+ numdgt=6
 
+ search='.'
 
+ node
 
+ unwrap
 
+ nomod
 
.lib shsp_nom_iib0.6um' n
 
.lib 'hsp_nom_lib0.6um' p
 
== Inductor include file ==
 
.include 'indcir.in'
 
* == Misc parameters include file ==
 
.include 'params.in'
 
* == Misc parameters constants
 
.param FETWidth = 252e-6
 
.param FETLength = 0.6e-6
 
.param GateRes = 4
 
.param AreaDrain = 226.8p
 
.param AreaSource = 241.92p
 
.param PerimDrain = 36u
 
.param PerimSource = 63.6u
 
.param TermResg = 50
 
.param TermResd = 20
 
* == Input Voltage Sources ==
 
+ Vin spec: sin(DC Amp Freq Delay Damping Phase)
 
Vin  GATEINPUT 0  ac=1
 
VGateBias  GATEBIAS  0  dc=0.95
 
VDrainBias DRAINBIAS 0  dc=3.00
 
1GroundInd GRND 0 1.0n
 
* == Gate Line ==
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*  Input/Left Termination
 
cInputDCBlock  GATEINPUT  GATEINPUT2 50p
 
llnputLeadFrame GATEINPUT2 GATELINEO  2.0n
 
cInputLeadFrame GATELINEO  GRND  200f
 
1InputBondWire  GATELINEO  GATELINE1  0.75n
 
cInputBondPad  GATELINE1  GRND  200f
 
*  Gate Line
 
xGateLinelndl  GATELINE1  GATELINE2  GRND LinelndG
 
xGateLinelnd2  GATELINE2  GATELINE3  GRND LinelndG
 
xGateLineInd3  GATELINE3  GATELINE4  GRND LinelndG
 
*  Right Termination -­
xRtGateTermIndl GATELINE4  RTGATETERM1 GRND TermIndlg
 
xRtGateTermInd2 RTGATETERM1 RTGATETERM2 GRND TermInd2g
 
cRtGateTermCap2 RTGATETERM2 GRND  `TermCap2g'
 
rRtGateTermRes  RTGATETERM1 GATEBIAS2  `TermResg'
 
cRtGateTermCapl GATEBIAS2  GRND  `TermCapl'
 
1GBiasLeadFrame GATEBIAS  GATEBIAS1  2.5n
 
cGBiasLeadFrame GATEBIAS1  GRND  200f
 
1GBiasBondWire  GATEBIAS1  GATEBIAS2  2.0n
 
cGBiasBondPad  GATEBIAS2  GRND  150f
 
* == Drain Line ==
 
* -- Bias/Left Termination -­
1DBiasLeadFrame  DRAINBIAS  DRAINBIAS1  2.5n
 
cDBiasLeadFrame  DRAINBIAS1  GRND  200f
 
1DBiasBondWire  DRAINBIAS1  DRAINBIAS2  2.0n
 
cDBiasBondPad  DRAINBIAS2  GRND  150f
 
rLtDrainTermRes  LTDRAINTERM1 DRAINBIAS2  `TermResd'
 
cLtDrainTermCapl DRAINBIAS2  GRND  'TermCapl'
 
xLtDrainTermInd2 LTDRAINTERM1 LTDRAINTERM2 GRND TermInd2d
 
cLtDrainTermCap2 LTDRAINTERM2 GRND  'TermCap2d'
 
xLtDrainTermIndl DRAINLINE1  LTDRAINTERM1 GRND TermIndld
 
* -- Drain Line -­
xDrainLineInd1  DRAINLINE1  DRAINLINE2  GRND LinelndD 
xDrainLinelnd2  DRAINLINE2  DRAINLINE3  GRND LinelndD 
xDrainLinelnd3  DRAINLINE3  DRAINLINE4  GRND LinelndD 
*  Output/Right Termination -­
cOutputBondPad  DRAINLINE4  GRND  200f
 
lOutputBondWire  DRAINLINE4  DRAINLINEO  0.75n
 
cOutputLeadFrame DRAINLINEO  GRND  200f
 
lOutputLeadFrame DRAINLINEO  DRAINOUTPUT  2.0n
 
cOutputDCBlock  DRAINOUTPUT DRAINLOAD  50p
 
rOutputLoad  DRAINLOAD  GRND  lOmeg
 
* == Mosfets ==
 
rGateResl GATELINE1  GATE1  'GateRes'
 
mFET1  DRAINLINE1 GATE1 GRND GRND n w='FETWidth' 1='FETLength'
 
AD='AreaDrain' AS='AreaSource'
 
PD='PerimDrain' PS='PerimSource'
 
rGateRes2 GATELINE2  GATE2  sGateRes'
 
mFET2  DRAINLINE2 GATE2 GRND GRND n w='FETWidth' 1='FETLength'
 
AD='AreaDrain' AS='AreaSource'
 
PD='PerimDrain' PS='PerimSource'
 168 
rGateRes3 GATELINE3  GATE3
 
mFET3  DRAINLINE3 GATE3 GRND GRND
 
+
 
+
 
rGateRes4 GATELINE4  GATE4
 
mFET4  DRAINLINE4 GATE4 GRND GRND
 
+
 
+
 
* == Simulation ==
 
.op
 
* -- AC
 
.ac lin 100 500x 8g
 
.net v(DRAINLOAD) Vin rout=50 rin=50
 
.print ac zin(m)
 
.print ac s21(db)
 
.print ac s21(p)
 
. end
 
`GateRes'
 
n w='FETWidth' 1='FETLength'
 
AD='AreaDrain' AS='AreaSource'
 
PD='PerimDrain' PS='PerimSource
 
'GateRes'
 
n w='FETWidth' 1='FETLength'
 
AD='AreaDrain' AS='AreaSource'
 
PD='PerimDrain' PS='PerimSource
 